Skip to content

F
FMC ADC 100M 14b 4cha
Commit 85d82074 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files
Options

hdl: fix SVEC build

parent 911b8fad
Hide whitespace changes
Inline Side-by-side
Showing with 10 additions and 0 deletions
hdl/syn/svec_ref_design_wr/Manifest.py
View file @ 85d82074
......@@ -18,6 +18,11 @@ syn_tool = "ise"
if locals().get('fetchto', None) is None:
fetchto="../../ip_cores"
# Ideally this should be done by hdlmake itself, to allow downstream Manifests to be able to use the
# fetchto variable independent of where those Manifests reside in the filesystem.
import os
fetchto = os.path.abspath(fetchto)
files = [
syn_top + "_wr.ucf",
"buildinfo_pkg.vhd",
......
hdl/testbench/svec_ref_design/Manifest.py
View file @ 85d82074
......@@ -16,6 +16,11 @@ vcom_opt = "-93 -mixedsvvh"
if locals().get('fetchto', None) is None:
fetchto="../../ip_cores"
# Ideally this should be done by hdlmake itself, to allow downstream Manifests to be able to use the
# fetchto variable independent of where those Manifests reside in the filesystem.
import os
fetchto = os.path.abspath(fetchto)
include_dirs = [
"../include",
fetchto + "/general-cores/sim/",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment