Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Testing
Commits
009ad91b
Commit
009ad91b
authored
Mar 22, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fmc_adc_spec: Add function to set acq end interrupt mask.
parent
ee79c2a4
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
16 additions
and
5 deletions
+16
-5
fmc_adc_spec.py
test/fmcadc100m14b4cha/python/fmc_adc_spec.py
+16
-5
No files found.
test/fmcadc100m14b4cha/python/fmc_adc_spec.py
View file @
009ad91b
...
...
@@ -385,13 +385,20 @@ class CFmcAdc100mSpec:
except
CSRDeviceOperationError
as
e
:
raise
FmcAdc100mSpecOperationError
(
e
)
# Set dma done interrupt
# Set dma done interrupt
mask
def
set_irq_dma_done_mask
(
self
,
value
):
try
:
return
self
.
irq_controller
.
set_field
(
'EN_MASK'
,
'DMA_END'
,
value
)
except
CSRDeviceOperationError
as
e
:
raise
FmcAdc100mSpecOperationError
(
e
)
# Set acquisition and interrupt mask
def
set_irq_acq_end_mask
(
self
,
value
):
try
:
return
self
.
irq_controller
.
set_field
(
'EN_MASK'
,
'ACQ_END'
,
value
)
except
CSRDeviceOperationError
as
e
:
raise
FmcAdc100mSpecOperationError
(
e
)
#======================================================================
# Data acquisition (DMA transfer)
...
...
@@ -522,7 +529,7 @@ class CFmcAdc100mSpec:
print
(
'GN4124 interrupt occured'
)
dma_finished
=
0
if
verbose
:
self
.
print_irq_controller_regs
()
#
self.print_irq_controller_regs()
print
(
'irq mask:
%.4
X'
)
%
self
.
get_irq_en_mask
()
while
(
0
==
dma_finished
):
irq_src
=
self
.
get_irq_source
()
...
...
@@ -576,16 +583,20 @@ class CFmcAdc100mSpec:
print
(
'GN4124 interrupt occured'
)
dma_finished
=
0
if
verbose
:
self
.
print_irq_controller_regs
()
#self.print_irq_controller_regs()
print
(
"irq source :
%.8
X"
%
self
.
get_irq_source
())
print
(
'irq mask:
%.4
X'
)
%
self
.
get_irq_en_mask
()
while
(
0
==
dma_finished
):
irq_src
=
self
.
get_irq_source
()
#print('IRQ source : %.4X')%irq_src
if
verbose
:
print
(
'irq source (polling loop):
%.8
X'
)
%
irq_src
#print('DMA status: %s')%self.gnum.get_dma_status()
if
(
irq_src
&
self
.
IRQ_SRC_DMA_END
):
#print('IRQ source : %.4X')%irq_src
self
.
clear_irq_source
(
self
.
IRQ_SRC_DMA_END
)
#print('IRQ source : %.4X')%self.get_irq_source()
if
verbose
:
print
(
"irq source :
%.8
X"
%
self
.
get_irq_source
())
dma_finished
=
1
time
.
sleep
(
0.005
)
if
verbose
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment