







For normal use, don't mount C1 and C2.
For testing purpose remove C3 and C4 and solder C1 and C2. Clock needs to be delivered via not dedicated LA01 pair.



Project/Equipment		FmxAdc100M14b4cha		
Document		Designer Designer		
<div>EN-ICE</div> <div></div>		Drawn by	Maciej Fimiaryz	XX/XX/XXXX
		Check by	-	-
		Last Mod.	-	2010-01-22
		File	ADC/SchDoc	
		Print Date	2010-01-22 14:18:26	Sheet - of -
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X		
		Size	A4	Rev -






Project/Equipment		FnxAdc100M14b4cha	
Document		Designer	
		Drawn by	Maciej Fimiarsz
		Check by	-
		Last Mod.	-
		File	DACSchDoc
		Print Date	2010-01-22 14:18:26
		Sheet	- of -
		Size	A4
		Rev	-


DACs and Vref source for offset correction

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Project/Equipment		FnxAdc100M14b4cha	
Document		<i>I2C memory and LED indicator</i>	
	Designer	Designer	
	Drawn by	Maciej Fimiaryz	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	2010-01-22
	File	I2C mem LED.SchDoc	
Print Date		2010-01-22 14:18:26	
		Sheet	- of -
		Size	A4
		Rev	-



Project/Equipment
Fm:Adc100M14b4cha

Document
EN-ICE

Input stage
Amplifier and trigger receiver

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Designer	Designer	
Drawn by	Maciej Fimiarsz	XX/XX/XXXX
Check by	-	-
Last Mod.	-	2010-01-22
File	input stage.SchDoc	
Print Date	2010-01-22 14:18:26	
Sheet	- of -	
Size	A4	
Rev		

EDA-XXXXXX-VX-X



Switches configuration:							
	channel 1	channel 2	channel 3	channel 4			
sw1	LA02_P	LA07_P	LA15_P	LA21_P			
sw2	LA02_N	LA07_N	LA15_N	LA21_N			
sw3	LA03_P	LA12_P	LA20_P	LA25_P			
sw4	LA03_N	LA12_N	LA20_N	LA25_N			
sw5	LA04_P	LA11_P	LA19_P	LA24_P			
sw6	LA04_N	LA11_N	LA19_N	LA24_N			
sw7	LA08_P	LA16_P	LA22_P	LA29_P			
	sw1	sw2	sw3	sw4	sw5	sw6	sw7
100mV range:	on	on	off	-	off	on	off
1V range:	on	off	off	-	on	off	off
10V range:	on	off	on	-	off	off	on
DC offset error calibration:	off	off	off	off	off	off	on
500hm termination:	-	-	-	on	-	-	-

SPI - SCK	LA33_P
SPI - DIN	LA33_N
SPI - DAC_RST	LA32_N
SPI - CS_ADC	LA32_P
SPI - CS_DAC1	LA31_P
SPI - CS_DAC2	LA31_N
SPI - CS_DAC3	LA30_P
SPI - CS_DAC4	LA30_N
LED1	LA28_P
LED2	LA28_N

Trigger:	LA00_P_CC	LA00_N_CC	these lines can be swapped
DCO - output clock	LA18_P_CC	LA18_N_CC	
FR - frame sync	LA17_P_CC	LA17_N_CC	
optional ADC clock	LA01_P_CC	LA01_N_CC	
ADC clock	CLK2_BIDIR_P	CLK2_BIDIR_N	
ADC output 1 A	LA06_P	LA06_N	
ADC output 1 B	LA05_P	LA05_N	
ADC output 2 A	LA10_P	LA10_N	
ADC output 2 B	LA09_P	LA09_N	
ADC output 3 A	LA13_P	LA13_N	
ADC output 3 B	LA14_P	LA14_N	
ADC output 4 A	LA26_P	LA26_N	
ADC output 4 B	LA27_P	LA27_N	


Every single pair can be swapped with another to make routing simpler.

Every single line can be swapped with another without any restriction.













A
VADJ is set to 2.5V because:

- there is no need of level matching for DAC SPI interface
- FMC board could be tested with Xilinx kit, where VADJ is fixed to 2.5V



Project/Equipment		FmcAdc100M14b4cha	
Document		Power supplies	
	Designer	Designer	
	Drawn by	Maciej Fimiaryz	XX/XX/XXXX
	Check by	-	-
	Last Mod.	-	2010-01-22
	File	power_supply.SchDoc	
Print Date		2010-01-22 14:18:27	
		Sheet	- of -
		Size	A4
		Rev	-



Project/Equipment		FmrAdc100M14b4cha	
Document		SAMTEC VITA 57	
EN-ICE		High Pin Count Connector	
CERN		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	
Designer	Designer	Drawn by	Maciej Fimiarz
Check by	-	Last Mod.	-
File	SAMTEC connector.SchDoc	Print Date	2010-01-22 14:18:27
Sheet	- of -	Rev	A4