-
Matthieu Cattin authored
syn: Updated wbgen2 cores, new serdes clock pll feedback scheme, new memory mapping, new version of the ddr3 interface.
b1332226
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
chipscope | ||
rtl | ||
sim | ||
syn | ||
wb_gen | ||
memory_map.txt | ||
spec_top_fmc_adc_100Ms.ucf |