Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC ADC 100M 14b 4cha - Gateware
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 8
    • Issues 8
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC ADC 100M 14b 4cha - Gateware
  • Issues
  • #30

Closed
Open
Opened Feb 08, 2016 by Dimitris Lampridis@dlampridis
  • Report abuse
  • New issue
Report abuse New issue

hdl - Review and sanitize reset logic

This has been mentioned already in Section 7 (Missing features and improvements) of the Gateware manual v4.0.

Several problematic sequential processes have been already identified within the Gateware.

Potentially problematic reset strategies include the main power-up reset process in the top-level SPEC design, as well as the various asynchronous resets in the FMC ADC core block.

The whole reset strategy should be reviewed and, if necessary, amended.

These changes (if any) will be internal to the Gateware and will thus not break backwards software compatibility.

Assignee
Assign to
V5.0 gateware release
Milestone
V5.0 gateware release
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
bug
Assign labels
  • View project labels
Reference: project/fmc-adc-100m14b4cha-gw#30