Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC ADC 100M 14b 4cha - Gateware
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 8
    • Issues 8
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC ADC 100M 14b 4cha - Gateware
  • Issues
  • #3

Closed
Open
Opened Jan 26, 2018 by Dimitris Lampridis@dlampridis
  • Report abuse
  • New issue
Report abuse New issue

Add correct delays to all trigger sources

As already explained in #4 (closed), all trigger sources (except the internal threshold triggers) should be delayed to compensate for the time it takes to sample, digitize and deliver the ADC data to the FPGA.

For the external trigger it has been calculated that we need 5 delay cycles for proper alignment.

We need to calculate the delays for time and software triggers as well.

For time triggers, it will be much easier to do it with White Rabbit in place. See also #15 (closed) and #26 (closed).

Edited Aug 05, 2019 by Dimitris Lampridis
Assignee
Assign to
V5.0 gateware release
Milestone
V5.0 gateware release
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
bug
Assign labels
  • View project labels
Reference: project/fmc-adc-100m14b4cha-gw#3