- 19 Apr, 2016 1 commit
-
-
Dimitris Lampridis authored
-
- 18 Apr, 2016 2 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 14 Apr, 2016 2 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 13 Apr, 2016 2 commits
-
-
Dimitris Lampridis authored
hdl: prevent FSM from going through the pre-trigger state, if there are no pre-trigger samples to be acquired. Fixes the error in the samples counter register when pre_trigger samples was zero.
-
Dimitris Lampridis authored
Because of a -yet to be fully understood- bug, acquisition produces corrupted samples when number_of_samples is exactly equal to multi_shot dpram size. So for now, number_of_samples should be less than multi_shot ram size.
-
- 08 Apr, 2016 3 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 07 Apr, 2016 1 commit
-
-
Dimitris Lampridis authored
-
- 01 Apr, 2016 3 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 31 Mar, 2016 2 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
hdl/sim: sanitized and updated SPEC simulation. Tested with ModelSIM 10.2a, works. Did not verify simulation results
-
- 30 Mar, 2016 3 commits
-
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
Dimitris Lampridis authored
-
- 16 Mar, 2016 1 commit
-
-
Dimitris Lampridis authored
-
- 04 Mar, 2016 1 commit
-
-
Dimitris Lampridis authored
-
- 24 Feb, 2016 1 commit
-
-
Dimitris Lampridis authored
hdl: update ddr3-sp6-core pointer so that it includes the latest Manifest.py of ddr3-sp6-core without any local variables
-
- 15 Feb, 2016 2 commits
-
-
Dimitris Lampridis authored
syn: removed (and ignored) all hdlmake-generated files from SPEC and SVEC. Xilinx ISE project files could be added on official release commits if necessary
-
Dimitris Lampridis authored
syn: updated Manifest.py for SPEC and SVEC to work with latest hdlmake notation for git revisions (@@) and align them with current git submodules
-
- 26 Jun, 2015 1 commit
-
-
Tomasz Wlostowski authored
-
- 17 Feb, 2015 2 commits
-
-
Matthieu Cattin authored
-
Matthieu Cattin authored
hdl: Change ddr-sp6-core module to master branch, add custom variable to select ddr copntrollers (requires hdlmake v2.1).
-
- 20 Aug, 2014 3 commits
-
-
Matthieu Cattin authored
-
Matthieu Cattin authored
The sampling frequency can't be changed dynamically in the current design. This is due to the internal fpga pll that is configured for a fixed 400MHz input.
-
Matthieu Cattin authored
-
- 12 May, 2014 1 commit
-
-
Matthieu Cattin authored
- Rename folders with shorter names. - Remove documents un-related to gateware (e.g. board design).
-
- 07 May, 2014 1 commit
-
-
Matthieu Cattin authored
-
- 25 Apr, 2014 5 commits
-
-
Matthieu Cattin authored
-
Matthieu Cattin authored
-
Matthieu Cattin authored
-
Matthieu Cattin authored
- fixed and variable saturation blocks merged into one. - registers added before the crossbar in the fmc-adc mezzanine component. - acq_config_ok signal is now registered.
-
Matthieu Cattin authored
-
- 24 Mar, 2014 1 commit
-
-
Matthieu Cattin authored
It was creating a big multiplexer in the wishbone crossbar and violating timing constrains. Those reserved fields are replaced by "don't care" -> better optimised during synthesis.
-
- 21 Mar, 2014 1 commit
-
-
Matthieu Cattin authored
-
- 20 Mar, 2014 1 commit
-
-
Matthieu Cattin authored
-