Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
f0c9a78a
Commit
f0c9a78a
authored
Jan 07, 2014
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Update fmc adc eic sdb records (with same data as in spec version).
parent
d3c248bc
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
16 additions
and
16 deletions
+16
-16
svec_top_fmc_adc_100Ms.vhd
hdl/svec/rtl/svec_top_fmc_adc_100Ms.vhd
+16
-16
No files found.
hdl/svec/rtl/svec_top_fmc_adc_100Ms.vhd
View file @
f0c9a78a
...
...
@@ -364,7 +364,7 @@ architecture rtl of svec_top_fmc_adc_100Ms is
date
=>
x"20121116"
,
name
=>
"WB-Timetag-Core "
)));
constant
c_wb_eic_sdb
:
t_sdb_device
:
=
(
constant
c_wb_
fmc_adc_
eic_sdb
:
t_sdb_device
:
=
(
abi_class
=>
x"0000"
,
-- undocumented device
abi_ver_major
=>
x"01"
,
abi_ver_minor
=>
x"01"
,
...
...
@@ -375,10 +375,10 @@ architecture rtl of svec_top_fmc_adc_100Ms is
addr_last
=>
x"000000000000000F"
,
product
=>
(
vendor_id
=>
x"000000000000CE42"
,
-- CERN
device_id
=>
x"
00000605"
,
device_id
=>
x"
26ec6086"
,
-- "WB-FMC-ADC.EIC " | md5sum | cut -c1-8
version
=>
x"00000001"
,
date
=>
x"201
21116
"
,
name
=>
"WB-
Int.Control
"
)));
date
=>
x"201
31204
"
,
name
=>
"WB-
FMC-ADC.EIC
"
)));
constant
c_wb_ddr_dat_sdb
:
t_sdb_device
:
=
(
abi_class
=>
x"0000"
,
-- undocumented device
...
...
@@ -427,12 +427,12 @@ architecture rtl of svec_top_fmc_adc_100Ms is
1
=>
f_sdb_embed_device
(
c_xwb_onewire_master_sdb
,
x"00001100"
),
2
=>
f_sdb_embed_device
(
c_wb_svec_csr_sdb
,
x"00001200"
),
3
=>
f_sdb_embed_device
(
c_xwb_vic_sdb
,
x"00001300"
),
4
=>
f_sdb_embed_device
(
c_wb_eic_sdb
,
x"00002000"
),
4
=>
f_sdb_embed_device
(
c_wb_
fmc_adc_
eic_sdb
,
x"00002000"
),
5
=>
f_sdb_embed_device
(
c_wb_timetag_sdb
,
x"00002100"
),
6
=>
f_sdb_embed_device
(
c_wb_ddr_adr_sdb
,
x"00002200"
),
7
=>
f_sdb_embed_device
(
c_wb_ddr_dat_sdb
,
x"00003000"
),
8
=>
f_sdb_embed_bridge
(
c_fmc0_bridge_sdb
,
x"00004000"
),
9
=>
f_sdb_embed_device
(
c_wb_eic_sdb
,
x"00006000"
),
9
=>
f_sdb_embed_device
(
c_wb_
fmc_adc_
eic_sdb
,
x"00006000"
),
10
=>
f_sdb_embed_device
(
c_wb_timetag_sdb
,
x"00006100"
),
11
=>
f_sdb_embed_device
(
c_wb_ddr_adr_sdb
,
x"00006200"
),
12
=>
f_sdb_embed_device
(
c_wb_ddr_dat_sdb
,
x"00007000"
),
...
...
@@ -559,11 +559,11 @@ architecture rtl of svec_top_fmc_adc_100Ms is
signal
ddr0_addr_cnt_en
:
std_logic
;
-- DDR1 (bank 5)
signal
ddr1_status
:
std_logic_vector
(
31
downto
0
);
signal
ddr1_calib_done
:
std_logic
;
signal
ddr1_addr_cnt
:
unsigned
(
31
downto
0
);
signal
ddr1_status
:
std_logic_vector
(
31
downto
0
);
signal
ddr1_calib_done
:
std_logic
;
signal
ddr1_addr_cnt
:
unsigned
(
31
downto
0
);
signal
ddr1_dat_cyc_d
:
std_logic
;
signal
ddr1_addr_cnt_en
:
std_logic
;
signal
ddr1_addr_cnt_en
:
std_logic
;
-- Carrier 1-wire
signal
carrier_owr_en
:
std_logic_vector
(
0
downto
0
);
...
...
@@ -578,10 +578,10 @@ architecture rtl of svec_top_fmc_adc_100Ms is
signal
carrier_sda_oe_n
:
std_logic
;
-- Time-tagging core
signal
trig_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_start_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_stop_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_end_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
trig_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_start_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_stop_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
acq_end_p
:
std_logic_vector
(
c_NB_FMC_SLOTS
-1
downto
0
);
signal
fmc0_trigger_tag
:
t_timetag
;
signal
fmc1_trigger_tag
:
t_timetag
;
...
...
@@ -1298,7 +1298,7 @@ begin
-- The counter is incremented on the falling edge of cyc. This is because the ddr controller
-- samples the address on (cyc_re and stb)+1
p_ddr0_dat_cyc
:
process
(
sys_clk_125
)
p_ddr0_dat_cyc
:
process
(
sys_clk_125
)
begin
if
rising_edge
(
sys_clk_125
)
then
if
fmc0_rst_n
=
'0'
then
...
...
@@ -1450,7 +1450,7 @@ begin
-- The counter is incremented on the falling edge of cyc. This is because the ddr controller
-- samples the address on (cyc_re and stb)+1
p_ddr1_dat_cyc
:
process
(
sys_clk_125
)
p_ddr1_dat_cyc
:
process
(
sys_clk_125
)
begin
if
rising_edge
(
sys_clk_125
)
then
if
fmc1_rst_n
=
'0'
then
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment