doc, hdl: add note about the sampling frequency.
The sampling frequency can't be changed dynamically in the current design. This is due to the internal fpga pll that is configured for a fixed 400MHz input.
Showing
Please
register
or
sign in
to comment