Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC ADC 100M 14b 4cha - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC ADC 100M 14b 4cha - Gateware
Commits
a7b6eaf5
Commit
a7b6eaf5
authored
Nov 11, 2013
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Update todo list.
parent
e513c580
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
3 deletions
+6
-3
fmcadc100m14b4cha_firmware_manual.in
...ion/manuals/firmware/fmcadc100m14b4cha_firmware_manual.in
+6
-3
No files found.
documentation/manuals/firmware/fmcadc100m14b4cha_firmware_manual.in
View file @
a7b6eaf5
...
...
@@ -250,7 +250,7 @@ The register description for the cores for the carrier control and status, the t
@float Figure,fig:spec
_
fw
_
arch
@center @image
{
../../figures/spec
_
fw
_
arch
_
module, 15cm,,,pdf
}
@caption
{
FPGA firmware architecture block dia
rg
am.
}
@caption
{
FPGA firmware architecture block dia
gr
am.
}
@end float
@sp 1
...
...
@@ -1001,7 +1001,7 @@ The number of samples per shot stored in memory is equal to: number of pre-trigg
@item Remove mutli-irq register from interrupt controller.@*
Perhaps add a counter per interrupt source instead.@*
Or use wbgen2 eic (with level interrupt output).
@item Remove unused 250MHz clock signals and buffer.
@
c DONE @
item Remove unused 250MHz clock signals and buffer.
@item Unify address inferfaces: put all in bytes (wishbone addr, trig pointer, ...)@*
- Change GN4142-core WB bus(es) to byte address.@*
- Change DDR-core WB bus(es) to byte address?
...
...
@@ -1009,9 +1009,12 @@ The number of samples per shot stored in memory is equal to: number of pre-trigg
- Instead of overwriting memory for a given acquisition.@*
- If read during acquisition (or even block read during acq?).
@item Rename decimation (and "sample rate" register) in under-sampling.
@item Increase decimation register from 16 to 32 bits.
@item Use 200MHz clock for WB bus from ddr-ctrl to gn4124-core.
@item Clean-up adc core WB interface to DDR -> use only one clock (=> sys
_
clk).
@item Replace all Xilinx FIFO by generic ones from general-cores lib (! last time I tried, it broke the DMA.).
@item Replace all Xilinx FIFO by generic ones from general-cores lib (! last time I tried, it broke the DMA.).@*
- Seems to work with proposed master (05.08.2013).@*
- Still need to replace FIFO in adc core.
@item Test sampling clocks from 10MHz to 105MHz.
@item Add sampling clock presence flag. Or better a sampling clock frequency register.
@item Add over-heat and input over-load interrupts? (from original specification)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment