Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FMC DEL 1ns 4cha - Software
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FMC DEL 1ns 4cha - Software
Commits
d1bc2304
Commit
d1bc2304
authored
Sep 18, 2014
by
Federico Vaga
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
pll: comments registers values
Signed-off-by:
Federico Vaga
<
federico.vaga@cern.ch
>
parent
8030b71a
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
71 additions
and
62 deletions
+71
-62
pll_config.h
kernel/hw/pll_config.h
+71
-62
No files found.
kernel/hw/pll_config.h
View file @
d1bc2304
...
...
@@ -5,72 +5,81 @@ struct ad9516_reg {
};
const
struct
ad9516_reg
__9516_regs
[]
=
{
{
0x0000
,
0x99
},
{
0x0000
,
0x99
},
/* Config SPI */
{
0x0001
,
0x00
},
{
0x0002
,
0x10
},
{
0x0003
,
0xC3
},
{
0x0004
,
0x00
},
{
0x0010
,
0x7C
},
{
0x0011
,
0x05
},
{
0x0012
,
0x00
},
{
0x0013
,
0x0C
},
{
0x0014
,
0x12
},
{
0x0015
,
0x00
},
{
0x0016
,
0x05
},
{
0x0017
,
0xb4
},
/* PLL_STATUS = Lock Detect */
{
0x0018
,
0x07
},
{
0x0019
,
0x00
},
{
0x001A
,
0x00
},
{
0x001B
,
0xE0
},
{
0x001C
,
0x02
},
{
0x001D
,
0x00
},
{
0x001E
,
0x00
},
{
0x001F
,
0x0E
},
{
0x00A0
,
0x01
},
{
0x00A1
,
0x00
},
{
0x00A2
,
0x00
},
{
0x00A3
,
0x01
},
{
0x00A4
,
0x00
},
{
0x00A5
,
0x00
},
{
0x00A6
,
0x01
},
{
0x00A7
,
0x00
},
{
0x00A8
,
0x00
},
{
0x00A9
,
0x01
},
{
0x00AA
,
0x00
},
{
0x00AB
,
0x00
},
{
0x00F0
,
0x08
},
{
0x00F1
,
0x08
},
{
0x00F2
,
0x08
},
{
0x00F3
,
0x18
},
/* out3 inverted */
{
0x00F4
,
0x00
},
{
0x00F5
,
0x08
},
{
0x0140
,
0x5A
},
{
0x0141
,
0x5A
},
{
0x0142
,
0x5B
},
{
0x0143
,
0x42
},
{
0x0190
,
0x00
},
{
0x0191
,
0x80
},
{
0x0192
,
0x00
},
{
0x0193
,
0x00
},
{
0x0194
,
0x80
},
{
0x0195
,
0x00
},
{
0x0196
,
0xFF
},
{
0x0197
,
0x00
},
{
0x0198
,
0x00
},
{
0x0199
,
0x33
},
{
0x019A
,
0x00
},
{
0x019B
,
0x11
},
{
0x019C
,
0x20
},
{
0x019D
,
0x00
},
{
0x019E
,
0x00
},
{
0x019F
,
0x00
},
{
0x01A0
,
0x11
},
{
0x01A1
,
0x20
},
{
0x01A2
,
0x00
},
/* PLL */
{
0x0010
,
0x7C
},
/* PFD and charge pump */
{
0x0011
,
0x05
},
/* R divider (1) */
{
0x0012
,
0x00
},
/* R divider (2) */
{
0x0013
,
0x0C
},
/* A counter */
{
0x0014
,
0x12
},
/* B counter (1) */
{
0x0015
,
0x00
},
/* B counter (2) */
{
0x0016
,
0x05
},
/* PLL control (1) */
{
0x0017
,
0xb4
},
/* PLL control (2) PLL_STATUS = Lock Detect */
{
0x0018
,
0x07
},
/* PLL control (3) */
{
0x0019
,
0x00
},
/* PLL control (4) */
{
0x001A
,
0x00
},
/* PLL control (5) */
{
0x001B
,
0xE0
},
/* PLL control (6) */
{
0x001C
,
0x02
},
/* PLL control (7) */
{
0x001D
,
0x00
},
/* PLL control (8) */
{
0x001E
,
0x00
},
/* PLL control (9) */
{
0x001F
,
0x0E
},
/* PLL readback */
/* Fine Delay */
{
0x00A0
,
0x01
},
/* OUT6 Delay bypass */
{
0x00A1
,
0x00
},
/* OUT6 Delay full-scale */
{
0x00A2
,
0x00
},
/* OUT6 Delay fraction */
{
0x00A3
,
0x01
},
/* OUT7 Delay bypass */
{
0x00A4
,
0x00
},
/* OUT7 Delay full-scale */
{
0x00A5
,
0x00
},
/* OUT7 Delay fraction */
{
0x00A6
,
0x01
},
/* OUT8 Delay bypass */
{
0x00A7
,
0x00
},
/* OUT8 Delay full-scale */
{
0x00A8
,
0x00
},
/* OUT8 Delay fraction */
{
0x00A9
,
0x01
},
/* OUT9 Delay bypass */
{
0x00AA
,
0x00
},
/* OUT9 Delay full-scale */
{
0x00AB
,
0x00
},
/* OUT9 Delay fraction */
/* LVPECL */
{
0x00F0
,
0x08
},
/* OUT0 */
{
0x00F1
,
0x08
},
/* OUT1 */
{
0x00F2
,
0x08
},
/* OUT2 */
{
0x00F3
,
0x18
},
/* OUT3, inverted */
{
0x00F4
,
0x00
},
/* OUT4 */
{
0x00F5
,
0x08
},
/* OUT5 */
/* LVDS/CMOS */
{
0x0140
,
0x5A
},
/* OUT6 */
{
0x0141
,
0x5A
},
/* OUT7 */
{
0x0142
,
0x5B
},
/* OUT8 */
{
0x0143
,
0x42
},
/* OUT9 */
/* LVPECL Channel divider */
{
0x0190
,
0x00
},
/* Divider 0 (1) */
{
0x0191
,
0x80
},
/* Divider 0 (2) */
{
0x0192
,
0x00
},
/* Divider 0 (3) */
{
0x0193
,
0x00
},
/* Divider 1 (1) */
{
0x0194
,
0x80
},
/* Divider 1 (2) */
{
0x0195
,
0x00
},
/* Divider 1 (3) */
{
0x0196
,
0xFF
},
/* Divider 2 (1) */
{
0x0197
,
0x00
},
/* Divider 2 (2) */
{
0x0198
,
0x00
},
/* Divider 2 (3) */
/* LVDS/CMOS Channel divider */
{
0x0199
,
0x33
},
/* Divider 3 (1) */
{
0x019A
,
0x00
},
/* Divider 3 (2) */
{
0x019B
,
0x11
},
/* Divider 3 (3) */
{
0x019C
,
0x20
},
/* Divider 3 (4) */
{
0x019D
,
0x00
},
/* Divider 3 (5) */
{
0x019E
,
0x00
},
/* Divider 4 (1) */
{
0x019F
,
0x00
},
/* Divider 4 (2) */
{
0x01A0
,
0x11
},
/* Divider 4 (3) */
{
0x01A1
,
0x20
},
/* Divider 4 (4) */
{
0x01A2
,
0x00
},
/* Divider 4 (5) */
{
0x01A3
,
0x00
},
{
0x01E0
,
0x04
},
/* VCODIV = 6 */
{
0x01E1
,
0x02
},
{
0x0230
,
0x00
},
/* VCO Divider and CLK Input */
{
0x01E0
,
0x04
},
/* VCO divider VCODIV = 6 */
{
0x01E1
,
0x02
},
/* Input Clock */
/* System */
{
0x0230
,
0x00
},
/* Power down and sync */
{
0x0231
,
0x00
},
{
0x0232
,
0x00
},
/* Update All registers */
{
0x0232
,
0x00
},
/* Update All registers */
};
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment