Commit c621d79e authored by Matthieu Cattin's avatar Matthieu Cattin

hw: Continue placement, start routing, add battery and vibrating motor connector footprints.

parent d9d978d8
Cmp-Mod V01 Created by Cvpcb (2014-06-01 BZR 4909)-product date = Tue 10 Jun 2014 11:01:30 PM CEST
Cmp-Mod V01 Created by Cvpcb (2014-06-01 BZR 4909)-product date = Wed 11 Jun 2014 09:39:22 PM CEST
BeginCmp
TimeStamp = /537A65FD/537BB217;
......@@ -354,21 +354,21 @@ BeginCmp
TimeStamp = /537A65FD/537A6E8C;
Reference = P3;
ValeurCmp = CONN_2;
IdModule = freewatch_footprints:78171-0002;
IdModule = freewatch_footprints:SMD_BAT_CONN;
EndCmp
BeginCmp
TimeStamp = /537A663F/53831BA5;
Reference = P6;
ValeurCmp = CONN_2;
IdModule = freewatch_footprints:78171-0002;
IdModule = freewatch_footprints:CONN_1MM_2P;
EndCmp
BeginCmp
TimeStamp = /537A662B/5382C001;
Reference = P7;
ValeurCmp = CONN_6;
IdModule = freewatch_footprints:78171-5006;
IdModule = Connect:SIL-6;
EndCmp
BeginCmp
......@@ -662,7 +662,7 @@ BeginCmp
TimeStamp = /537A65FD/539156EB;
Reference = U5;
ValeurCmp = TPS780180300;
IdModule = freewatch_footprints:UDFN6;
IdModule = freewatch_footprints:SON-6;
EndCmp
BeginCmp
......
This source diff could not be displayed because it is too large. You can view the blob instead.
update=Wed 11 Jun 2014 12:10:51 AM CEST
update=Wed 11 Jun 2014 11:32:43 PM CEST
version=1
last_client=kicad
[cvpcb]
......
(module CONN_1MM_2P (layer F.Cu)
(fp_text reference CONN_1MM_2P (at 0 -2.25) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value VAL** (at 0 2) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 thru_hole rect (at -0.5 0) (size 0.8 0.8) (drill 0.5) (layers *.Cu *.Mask F.SilkS))
(pad 2 thru_hole circle (at 0.5 0) (size 0.8 0.8) (drill 0.5) (layers *.Cu *.Mask F.SilkS))
)
(module SMD_BAT_CONN (layer F.Cu)
(fp_text reference SMD_BAT_CONN (at 0 -4) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value VAL** (at 0 3) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 0.5 -2.5) (end 1.5 -2.5) (layer F.SilkS) (width 0.17))
(fp_line (start -1.5 -2.5) (end -0.5 -2.5) (layer F.SilkS) (width 0.17))
(fp_line (start -1 -2) (end -1 -3) (layer F.SilkS) (width 0.17))
(pad 1 smd rect (at -1 0) (size 1 3) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at 1 0) (size 1 3) (layers F.Cu F.Paste F.Mask))
)
......@@ -117,4 +117,5 @@ OpenGL
* Bottom solder mask is under top copper and solder mask when bottom layer is selected.
* Ratsnest not refresh when re-loading the netlist.
* Component lock doesn't work (can still move locked components).
* Dwgs.User layer is alway drawn on top of other layers (and it shouldn't).
*
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment