Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
Euro ADC 65M 14b 40cha gw PUMA-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Euro ADC 65M 14b 40cha gw PUMA-gw
Commits
d2a7daac
Commit
d2a7daac
authored
Apr 27, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix
parent
47520a04
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
1 deletion
+2
-1
sc_chan_buf.vhd
components/solid/firmware/hdl/sc_chan_buf.vhd
+2
-1
No files found.
components/solid/firmware/hdl/sc_chan_buf.vhd
View file @
d2a7daac
...
...
@@ -60,7 +60,8 @@ architecture rtl of sc_chan_buf is
begin
zs_first_addr
<=
shift_left
(
unsigned
(
std_logic_vector
'
(
BUF_RADIX
-
1
downto
4
=>
'0'
)
&
nzs_blks
),
BLK_RADIX
)
+
ZS_DEL
;
-- zs_first_addr <= shift_left(unsigned(std_logic_vector'(BUF_RADIX - 1 downto 4 => '0') & nzs_blks), BLK_RADIX) + ZS_DEL;
zs_first_addr
<=
unsigned
(
std_logic_vector
'
(
BUF_RADIX
-
1
downto
4
=>
'0'
)
&
nzs_blks
);
-- NZS / ZS buffer
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment