Skip to content

H
High Performance MTCA.4 White Rabbit Receiver
Commit a0915e66 authored by Tomasz Wlostowski's avatar Tomasz Wlostowski
Browse files
Options

eRTM14: sync with EDMS

parent 1116eae5
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 5804 additions and 232 deletions
EDA-03849-V1_0/Assembly data/EDA-03849-V1-0.OutJob 0 → 100644
View file @ a0915e66
This diff is collapsed.
EDA-03849-V1_0/EDA-03849-V1-0_project.Annotation 0 → 100644
View file @ a0915e66
This source diff could not be displayed because it is too large. You can view the blob instead.
EDA-03849-V1_0/EDA-03849-V1-0_project.PrjPCBStructure 0 → 100644
View file @ a0915e66
Record=TopLevelDocument|FileName=node_top.SchDoc
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_b2b_connector|SchDesignator=U_b2b_connector|FileName=b2b_connector.SchDoc|SymbolType=Normal|RawFileName=b2b_connector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_clk_external|SchDesignator=U_clk_external|FileName=clk_external.SchDoc|SymbolType=Normal|RawFileName=clk_external.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_fpga_configuration|SchDesignator=U_fpga_configuration|FileName=fpga_configuration.SchDoc|SymbolType=Normal|RawFileName=fpga_configuration.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_FPGA_local_peripherals|SchDesignator=U_FPGA_local_peripherals|FileName=FPGA_local_peripherals.SchDoc|SymbolType=Normal|RawFileName=FPGA_local_peripherals.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_FPGA_misc_peripherals|SchDesignator=U_FPGA_misc_peripherals|FileName=FPGA_misc_peripherals.SchDoc|SymbolType=Normal|RawFileName=FPGA_misc_peripherals.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_fpga_power|SchDesignator=U_fpga_power|FileName=fpga_power.SchDoc|SymbolType=Normal|RawFileName=fpga_power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_frontpanel|SchDesignator=U_frontpanel|FileName=frontpanel.SchDoc|SymbolType=Normal|RawFileName=frontpanel.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_management|SchDesignator=U_management|FileName=management.SchDoc|SymbolType=Normal|RawFileName=management.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_mtca_connector|SchDesignator=U_mtca_connector|FileName=mtca_connector.SchDoc|SymbolType=Normal|RawFileName=mtca_connector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_pll|SchDesignator=U_pll|FileName=pll.SchDoc|SymbolType=Normal|RawFileName=pll.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_regulators|SchDesignator=U_regulators|FileName=regulators.SchDoc|SymbolType=Normal|RawFileName=regulators.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_sfp|SchDesignator=U_sfp|FileName=sfp.SchDoc|SymbolType=Normal|RawFileName=sfp.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_temp_monitor|SchDesignator=U_temp_monitor|FileName=temp_monitor.SchDoc|SymbolType=Normal|RawFileName=temp_monitor.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_transceivers|SchDesignator=U_transceivers|FileName=transceivers.SchDoc|SymbolType=Normal|RawFileName=transceivers.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=node_top.SchDoc|Designator=U_vcxo|SchDesignator=U_vcxo|FileName=vcxo.SchDoc|SymbolType=Normal|RawFileName=vcxo.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=transceivers.SchDoc|Designator=U_gtx_rx_link0|SchDesignator=U_gtx_rx_link0|FileName=gtx_data_splitter.SchDoc|SymbolType=Normal|RawFileName=gtx_data_splitter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=transceivers.SchDoc|Designator=U_gtx_rx_link1|SchDesignator=U_gtx_rx_link1|FileName=gtx_data_splitter.SchDoc|SymbolType=Normal|RawFileName=gtx_data_splitter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=transceivers.SchDoc|Designator=U_gtx_tx_link0|SchDesignator=U_gtx_tx_link0|FileName=gtx_data_splitter.SchDoc|SymbolType=Normal|RawFileName=gtx_data_splitter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=transceivers.SchDoc|Designator=U_gtx_tx_link1|SchDesignator=U_gtx_tx_link1|FileName=gtx_data_splitter.SchDoc|SymbolType=Normal|RawFileName=gtx_data_splitter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=frontpanel.SchDoc|Designator=U_led_fp|SchDesignator=U_led_fp|FileName=led_fp.SchDoc|SymbolType=Normal|RawFileName=led_fp.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=frontpanel.SchDoc|Designator=U_led_fp|SchDesignator=U_led_fp|FileName=led_fp.SchDoc|SymbolType=Normal|RawFileName=led_fp.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
EDA-03849-V1_0/Schematics/FPGA_local_peripherals.Harness
View file @ a0915e66
DAC_CONTROL=\S\Y\N\C\,SCLK,DIN
FPGA_Link=SCLK,SDO,SDI,INT
LINK_CTRL=LOS_TX_FAULT,DETECT,SCL,SDA,LED_ACTIVITY,LED_LINK,TX_DISABLE
LINK_CTRL=SDA,TX_DISABLE,SCL,DETECT,LED_ACTIVITY,LED_LINK,LOS_TX_FAULT
PLL_CTRL=PLL_SYNC,PLL_SDI,PLL_SDO,PLL_SCLK,PLL_RESET,PLL_LOCK,PLL_CS
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment