... | @@ -40,8 +40,8 @@ slots. |
... | @@ -40,8 +40,8 @@ slots. |
|
MHz, 500 MHz)
|
|
MHz, 500 MHz)
|
|
- LVPECL clock signals with double termination, unused clocks can
|
|
- LVPECL clock signals with double termination, unused clocks can
|
|
be shutdown
|
|
be shutdown
|
|
- Possibility to encode PPS and time-code information into
|
|
- Possibility to encode PPS and time-code information into CLKA
|
|
RTM\_CLKB
|
|
and CLKB
|
|
- Less than 100 fs RMS jitter (100 Hz - 5 MHz)
|
|
- Less than 100 fs RMS jitter (100 Hz - 5 MHz)
|
|
- LO/REF/CAL backplane of RF board
|
|
- LO/REF/CAL backplane of RF board
|
|
- 9 LO signals, 100-400 MHz, 12 dBm
|
|
- 9 LO signals, 100-400 MHz, 12 dBm
|
... | | ... | |