Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT WIC Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DIOT WIC Gateware
Commits
a3d6e281
Commit
a3d6e281
authored
Feb 20, 2020
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
rtl/urv_wic: remove duplicate assigns.
parent
26619995
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
8 deletions
+4
-8
fip_urv.vhd
hdl/rtl/urv_wic/fip_urv.vhd
+3
-5
plc_urv.vhd
hdl/rtl/urv_wic/plc_urv.vhd
+1
-3
No files found.
hdl/rtl/urv_wic/fip_urv.vhd
View file @
a3d6e281
...
...
@@ -56,7 +56,7 @@ architecture arch of fip_urv is
if
(
x
(
i
)
=
'U'
or
x
(
i
)
=
'Z'
or
x
(
i
)
=
'X'
)
then
found_undef
:
=
true
;
end
if
;
if
x
(
i
)
=
'1'
or
x
(
i
)
=
'H'
then
tmp
(
i
)
:
=
'1'
;
else
...
...
@@ -68,7 +68,7 @@ architecture arch of fip_urv is
if
found_undef
then
report
"Undefined data value read from memory"
severity
warning
;
end
if
;
-- synthesis translate_on
return
x
;
end
function
f_x_to_zero
;
...
...
@@ -126,8 +126,6 @@ begin
dbg_mbx_write_i
=>
'0'
,
dbg_mbx_data_o
=>
open
);
dm_data_write
<=
not
dm_is_wishbone
and
dm_store
;
p_rom
:
process
(
clk_sys_i
)
is
constant
IRAM_WSIZE
:
natural
:
=
2
**
(
g_IRAM_LOG_SIZE
-
2
);
...
...
@@ -138,7 +136,7 @@ begin
im_data
<=
mem
(
to_integer
(
unsigned
(
im_addr
(
g_IRAM_LOG_SIZE
-
1
downto
2
))));
end
if
;
end
process
;
-- 1st MByte of the mem is the IRAM
dm_is_wishbone
<=
'1'
when
dm_addr
(
31
downto
20
)
/=
x"000"
else
'0'
;
...
...
hdl/rtl/urv_wic/plc_urv.vhd
View file @
a3d6e281
...
...
@@ -103,8 +103,6 @@ begin
dbg_mbx_write_i
=>
'0'
,
dbg_mbx_data_o
=>
open
);
dm_data_write
<=
not
dm_is_wishbone
and
dm_store
;
p_iram
:
process
(
clk_sys_i
)
is
constant
IRAM_WSIZE
:
natural
:
=
2
**
(
g_IRAM_LOG_SIZE
-
2
);
...
...
@@ -119,7 +117,7 @@ begin
end
if
;
end
if
;
end
process
;
ram_wb_o
.
dat
<=
(
others
=>
'X'
);
ram_wb_o
.
err
<=
'0'
;
ram_wb_o
.
rty
<=
'0'
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment