Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
DIOT Zynq Ultrascale-based System Board
DIOT Zynq Ultrascale-based System Board
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 8
    • Issues 8
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 1
    • Merge Requests 1
  • CI / CD
    • CI / CD
    • Pipelines
    • Jobs
    • Schedules
    • Charts
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • Projects
  • DIOT Zynq Ultrascale-based System BoardDIOT Zynq Ultrascale-based System Board
  • Wiki
  • Backplane gth ibert analysis

Backplane gth ibert analysis

Last edited by Grzegorz Daniluk May 18, 2021
Page history

All tests done with 15-bit PRBS and far-end PMA loopback at Peripheral Slot

Peripheral Slot 8Gbps 12.5Gbps
1 ibert_DIOT_SB_BSS_BP1_8Gbps ibert_DIOT_SB_BSS_BP1_12_5Gbps
2 ibert_DIOT_SB_BSS_BP2_8Gbps ibert_DIOT_SB_BSS_BP2_12_5Gbps
3 ibert_DIOT_SB_BSS_BP3_8Gbps ibert_DIOT_SB_BSS_BP3_12_5Gbps
4 ibert_DIOT_SB_BSS_BP4_8Gbps ibert_DIOT_SB_BSS_BP4_12_5Gbps
5 ibert_DIOT_SB_BSS_BP5_8Gbps ibert_DIOT_SB_BSS_BP5_12_5Gbps
6 ibert_DIOT_SB_BSS_BP6_8Gbps ibert_DIOT_SB_BSS_BP6_12_5Gbps
7 ibert_DIOT_SB_BSS_BP7_8Gbps ibert_DIOT_SB_BSS_BP7_12_5Gbps
8 ibert_DIOT_SB_BSS_BP8_8Gbps ibert_DIOT_SB_BSS_BP8_12_5Gbps
Clone repository
  • Backplane gth ibert analysis
  • Board specification
  • Software
  • Files
  • Home
  • Prototypes evaluation
  • PTS
    • Simple pts files
  • Software
    • Build system
    • Linux
    • Pts
    • Booting
    • Sensors for diagnostics
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.