Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Zynq Ultrascale-based System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Zynq Ultrascale-based System Board
Issues
Open
0
Closed
73
All
73
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
[L14] X:124mm Y:30mm move SFP.MGT_Tx_P/N so that it lays fully over continuous GND in L13.
#228
· opened
Sep 04, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Sep 08, 2020
[fpga-pl-mgts] SATA_TX vs SATAC_TX have P/N swapped!
#227
· opened
Aug 31, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Sep 08, 2020
[L1] IC22, IC32 layout
3 of 3 tasks completed
#225
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
0
updated
Aug 31, 2020
[L1] Switching current loops for IC31/IC30 are not small
#224
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Minor
CLOSED
6
updated
Aug 31, 2020
some nets not connected to the centre of the VIA
15 of 15 tasks completed
#222
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
verify power polygons
3 of 3 tasks completed
#221
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
4
updated
Sep 08, 2020
possible cross-talk between L7, L8?
#220
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Question
CLOSED
2
updated
Aug 31, 2020
spacing between ESD strip 1 and 2 should be 20mm
#219
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Minor
CLOSED
2
updated
Aug 31, 2020
check if SFP inserted in the cate will not conflict with the front panel extraction handle
#218
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
4
updated
Aug 31, 2020
[L14] X:199.75mm Y:25.825mm potentially unrouted net MGT2_RxC_P - consisting of 2 traces barely connected together
#217
· opened
Jul 06, 2020
by
Grzegorz Daniluk
layout-v1.0
Done
Major
CLOSED
1
updated
Aug 31, 2020
stitch board outline with gnd vias wherever possible
#216
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
maximise decoupling capacitor track widths
#215
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
various board texts
#214
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
1
updated
Aug 31, 2020
rework mechanical layers
#213
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
power plane pullback distance
#212
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
boot mode function table
#211
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
3
updated
Sep 08, 2020
component designator position
#210
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
silkscreen font size
#209
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
1
updated
Aug 31, 2020
silk to soldermask clearance set to 0
#208
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Minor
CLOSED
0
updated
Aug 31, 2020
press-fit tooling
#207
· opened
Jul 03, 2020
by
Paul PERONNARD
layout-v1.0
Done
Question
CLOSED
1
updated
Aug 28, 2020
Prev
1
2
3
4
Next