Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Zynq Ultrascale-based System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
8
Issues
8
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#199
Closed
Open
Opened
Jul 03, 2020
by
Paul PERONNARD
@paul.peronnard
Options
Report abuse
New issue
Report abuse
New issue
stitch gnd top and bottom polygons next to DDR chips
polygons are not well stiched between DDR chips
polygons are not well stiched between DDR chips
Edited
Jul 03, 2020
by
Paul PERONNARD
👍
0
👎
0