DIOT_System_Board.PrjPcbStructure 8.48 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
Record=TopLevelDocument|FileName=DIOT_System_Board.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=CLK_buffer_DRTIO_CDR|SchDesignator=CLK_buffer_DRTIO_CDR|FileName=CLK_buffer_DRTIO_CDR.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=CLK_buffer_DRTIO_CDR.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_clocks|SchDesignator=U_clocks|FileName=clocks.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=clocks.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_Cpcis_connectors_P1_P2_P3|SchDesignator=U_Cpcis_connectors_P1_P2_P3|FileName=Cpcis_connectors_P1_P2_P3.SchDoc|SheetNumber=20|SymbolType=Normal|RawFileName=Cpcis_connectors_P1_P2_P3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_Cpcis_connectors_P4_P5_P6|SchDesignator=U_Cpcis_connectors_P4_P5_P6|FileName=Cpcis_connectors_P4_P5_P6.SchDoc|SheetNumber=21|SymbolType=Normal|RawFileName=Cpcis_connectors_P4_P5_P6.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_ddr4-pl|SchDesignator=U_ddr4-pl|FileName=ddr4-pl.SchDoc|SheetNumber=17|SymbolType=Normal|RawFileName=ddr4-pl.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_ddr4-ps|SchDesignator=U_ddr4-ps|FileName=ddr4-ps.SchDoc|SheetNumber=18|SymbolType=Normal|RawFileName=ddr4-ps.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fan-mon|SchDesignator=U_fan-mon|FileName=fan-mon.SchDoc|SheetNumber=24|SymbolType=Normal|RawFileName=fan-mon.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_flash|SchDesignator=U_flash|FileName=flash.SchDoc|SheetNumber=25|SymbolType=Normal|RawFileName=flash.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fmc-connector|SchDesignator=U_fmc-connector|FileName=fmc-connector.SchDoc|SheetNumber=19|SymbolType=Normal|RawFileName=fmc-connector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-27-28|SchDesignator=U_fpga-bank-27-28|FileName=fpga-bank-27-28.SchDoc|SheetNumber=10|SymbolType=Normal|RawFileName=fpga-bank-27-28.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-63|SchDesignator=U_fpga-bank-63|FileName=fpga-bank-63.SchDoc|SheetNumber=11|SymbolType=Normal|RawFileName=fpga-bank-63.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-64|SchDesignator=U_fpga-bank-64|FileName=fpga-bank-64.SchDoc|SheetNumber=12|SymbolType=Normal|RawFileName=fpga-bank-64.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-65-66-67-68|SchDesignator=U_fpga-bank-65-66-67-68|FileName=fpga-bank-65-66-67-68.SchDoc|SheetNumber=13|SymbolType=Normal|RawFileName=fpga-bank-65-66-67-68.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-bank-87-88|SchDesignator=U_fpga-bank-87-88|FileName=fpga-bank-87-88.SchDoc|SheetNumber=9|SymbolType=Normal|RawFileName=fpga-bank-87-88.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-config|SchDesignator=U_fpga-config|FileName=fpga-config.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=fpga-config.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-mgts-power|SchDesignator=U_fpga-mgts-power|FileName=fpga-mgts-power.SchDoc|SheetNumber=15|SymbolType=Normal|RawFileName=fpga-mgts-power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-pl-mgts|SchDesignator=U_fpga-pl-mgts|FileName=fpga-pl-mgts.SchDoc|SheetNumber=14|SymbolType=Normal|RawFileName=fpga-pl-mgts.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-power|SchDesignator=U_fpga-power|FileName=fpga-power.SchDoc|SheetNumber=16|SymbolType=Normal|RawFileName=fpga-power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-ddr4|SchDesignator=U_fpga-ps-ddr4|FileName=fpga-ps-ddr4.SchDoc|SheetNumber=7|SymbolType=Normal|RawFileName=fpga-ps-ddr4.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-mgts|SchDesignator=U_fpga-ps-mgts|FileName=fpga-ps-mgts.SchDoc|SheetNumber=8|SymbolType=Normal|RawFileName=fpga-ps-mgts.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_fpga-ps-mio|SchDesignator=U_fpga-ps-mio|FileName=fpga-ps-mio.SchDoc|SheetNumber=6|SymbolType=Normal|RawFileName=fpga-ps-mio.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_i2c_mux|SchDesignator=U_i2c_mux|FileName=i2c_mux.SchDoc|SheetNumber=23|SymbolType=Normal|RawFileName=i2c_mux.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-1|SchDesignator=U_power-supply-1|FileName=power-supply-1.SchDoc|SheetNumber=27|SymbolType=Normal|RawFileName=power-supply-1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-2|SchDesignator=U_power-supply-2|FileName=power-supply-2.SchDoc|SheetNumber=28|SymbolType=Normal|RawFileName=power-supply-2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_power-supply-3|SchDesignator=U_power-supply-3|FileName=power-supply-3.SchDoc|SheetNumber=29|SymbolType=Normal|RawFileName=power-supply-3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_sfp+|SchDesignator=U_sfp+|FileName=sfp+.SchDoc|SheetNumber=22|SymbolType=Normal|RawFileName=sfp+.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_user_interface|SchDesignator=U_user_interface|FileName=user_interface.SchDoc|SheetNumber=26|SymbolType=Normal|RawFileName=user_interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=DIOT_System_Board.SchDoc|Designator=U_WR-clocks|SchDesignator=U_WR-clocks|FileName=WR-clocks.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=WR-clocks.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=