Shorten cap pad to via distance and widen the traces (closes #82)
Also, improve FPGA decoupling (fit more caps near the pins, reposition others to minimize via sharing, etc)
Showing
No preview for this file type
Please
register
or
sign in
to comment