


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Wherever the DI/OT specifications are referenced, version v2.0-dev-200626 is implied. TODO: update this note and any reference on the next release of the specs.

Throughout the design, a single MOSFET and BJT type has been selected.

By way of MOSFETs, MGSF1N02LT1 devices have been used due to their low Vgs threshold shift (rad test report EDMS no: 1609722 v.2)

As for npn BJTs, BC817-25 devices have been used (rad test report EDMS no: 1582520 v.1)

Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	DIOT-sb-ig1_top.SchDoc
		Print Date	09/10/2020 18:32:26
		Sheet	1 of 18
		Size	A3
		Rev	*



DI/OT Rad-tol System Board Top Level

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.



Source location: <https://www.hwr.org/project/diot-sh-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Test points




12V0 power cleanup




P2V5 power




12V brownout detection




P3V3 power




P1V8 power




P5V0 power




Always-on P3V3 power



Analog power filtering



Peripheral voltage selection




Project/Equipment	DIOT	Designer	C. Gentsos	28/08/2020
Document		Drawn by	C. Gentsos	
		Check by	*	09/10/2020
		Last Mod.	C. Gentsos	
		File	Powering_SchDoc	
		Print Date	09/10/2020 18:32:27	
		Sheet	2 of 18	
		Size	A3	

**DIOT Rad-tol System Board
Power**

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
<div>BE/CO</div> <div></div>		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA.SchDoc
Print Date		09/10/2020 18:32:28	Sheet 3 of 18
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X	A3





Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2














You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



PLL power, 2.5V or 3.3V?
2.5V will be smoother due to the LDO so better jitter but is any of the two better for radiation?



Project/Equipment	DI/OT	Designer	C. Gentsos	28/08/2020
Document		Drawn by	C. Gentsos	28/08/2020
		Check by	*	09/10/2020
		Last Mod.	C. Gentsos	09/10/2020
		File	FPGA_PowerSchDoc	
		Print Date	09/10/2020 18:32:28	Sheet 4 of 18
				A3

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Place the 0402 100nF caps close to the FPGA pins

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.




Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Parts powered by 2.5V



The JTAG and configuration pins are referred to as Bank 4



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA_Config.SchDoc
		Print Date	09/10/2020 18:32:29
		Sheet	5 of 18
		Rev	A3
			*

BE/CO

DI/OT Rad-tol System Board
FPGA Configuration

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)


This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Banks powered by PPERIPH

Caution on pin-swapping: the S0_P pins are connected to Global I/O pins to be able to drive FPGA clocks and can't be swapped with other peripheral I/Os. Boards 1-3 can drive global buffers directly or use CCC blocks; Boards 4-6 can drive global buffers directly or through VCCC crossbars; and Boards 7-8 can only reach global buffers through CCC blocks.



Banks powered by 2.5V

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Careful with pin swapping: the P nets of the differential pairs 0, 1, 17 and 18 are connected to clock-capable pins and can't be swapped with the other I/Os.



IC1B
M2GL090T-FGG6761

BANK 1			
DDRIO62NB1/MDDR_ADDR15	C23	FMC-FPGA.LA.D_N14	
DDRIO62PB1/MDDR_ADDR14	C22	FMC-FPGA.LA.D_P14	
DDRIO63NB1/MDDR_ADDR15	C23	FMC-FPGA.LA.D_N15	
DDRIO63PB1/MDDR_ADDR12	C23	FMC-FPGA.LA.D_P15	
DDRIO64NB1/MDDR_ADDR11	C21	FMC-FPGA.LA.D_N2	
DDRIO64PB1/MDDR_ADDR10	C20	FMC-FPGA.LA.D_P2	
DDRIO65NB1/MDDR_ADDR9	C20	FMC-FPGA.LA.D_P3	
DDRIO65PB1/MDDR_ADDR8	C22	FMC-FPGA.LA.D_N4	
DDRIO66NB1/MDDR_ADDR7	C22	FMC-FPGA.LA.D_P4	
DDRIO66PB1/MDDR_ODT	C18	FMC-FPGA.LA.D_N5	
DDRIO67NB1/MDDR_ADDR6	C18	FMC-FPGA.LA.D_P5	
DDRIO67PB1/MDDR_ADDR5	C21	FMC-FPGA.LA.D_N6	
DDRIO68NB1/MDDR_ADDR4	C21	FMC-FPGA.LA.D_P6	
DDRIO68PB1/MDDR_ADDR3	C19	FMC-FPGA.LA.D_N7	
DDRIO69NB1/MDDR_ADDR2	C19	FMC-FPGA.LA.D_P7	
DDRIO70NB1/MDDR_ADDR0	C18	FMC-FPGA.LA.D_N8	
DDRIO70PB1/MDDR_BA2	C17	FMC-FPGA.LA.D_P8	
DDRIO71NB1/MDDR_BA1	C20	FMC-FPGA.LA.D_N9	
DDRIO71PB1/MDDR_BA0	C20	FMC-FPGA.LA.D_P9	
DDRIO72NB1/MDDR_CLK_N	C20	FMC-FPGA.LA.D_N10	
DDRIO72PB1/MDDR_CLK_N	C19	FMC-FPGA.LA.D_P10	
DDRIO73NB1/MDDR_CAS_N	C19	FMC-FPGA.LA.D_N11	
DDRIO73PB1/MDDR_RESET_N	C18	FMC-FPGA.LA.D_P11	
DDRIO74NB1/MDDR_CS_N	C17	FMC-FPGA.LA.D_N12	
DDRIO74PB1/MDDR_CKE	C16	FMC-FPGA.LA.D_P12	
DDRIO75NB1/MDDR_WE_N	C16	FMC-FPGA.LA.D_N13	
DDRIO75PB1/MDDR_RAS_N	C16	FMC-FPGA.LA.D_P13	
DDRIO76NB1/MDDR_DQ15	C19	FMC-FPGA.LA.D_N1	
DDRIO76PB1/CCC_NE1_CLK13/MDDR_DQ14	C18	FMC-FPGA.LA.D_P1	
DDRIO77NB1/MDDR_DQ13	C18	FMC-FPGA.LA.D_N2	
DDRIO77PB1/MDDR_DQ12/GB12/CCC_NE1_CLK12	C15	FMC-FPGA.LA.D_P0	
DDRIO78NB1/MDDR_DM_RDQS1	C16	FMC-FPGA.LA.D_N16	
DDRIO78PB1/MDDR_TMATCH_0_IN	C16	FMC-FPGA.LA.D_P16	
DDRIO79NB1/MDDR_DQS1_N	C17	FMC-FPGA.LA.D_N17	
DDRIO79PB1/MDDR_DQS1/GB8/CCC_NE0_CLK13	C17	FMC-FPGA.LA.D_P17	
DDRIO80NB1/MDDR_DQ11	C16	FMC-FPGA.LA.D_N18	
DDRIO80PB1/MDDR_DQ10/CCC_NE0_CLK12	C16	FMC-FPGA.LA.D_P18	
DDRIO81NB1/MDDR_DQ9	C16	FMC-FPGA.LA.D_N19	
DDRIO81PB1/MDDR_DQ8	C16	FMC-FPGA.LA.D_P19	
DDRIO82NB1/MDDR_TMATCH_0_OUT	C15	FMC-FPGA.LA.D_N20	
DDRIO82PB1/MDDR_DQ7	C15	FMC-FPGA.LA.D_P20	
DDRIO83NB1/MDDR_DQ6	C16	FMC-FPGA.LA.D_N21	
DDRIO83PB1/MDDR_DQ5	C15	FMC-FPGA.LA.D_P21	
DDRIO84NB1/MDDR_DQ4	C14	FMC-FPGA.LA.D_N22	
DDRIO84PB1/MDDR_DM_RDQS0	C15	FMC-FPGA.LA.D_P22	
DDRIO85NB1/MDDR_DQ3	C15	FMC-FPGA.LA.D_N23	
DDRIO85PB1/MDDR_DQ2	C14	FMC-FPGA.LA.D_P23	
DDRIO86NB1/MDDR_DQ1	C14	FMC-FPGA.LA.D_N24	
DDRIO86PB1/MDDR_DQ0	C15	FMC-FPGA.LA.D_P24	
DDRIO87NB1/MDDR_DQ0	C14	FMC-FPGA.LA.D_N25	
DDRIO87PB1/MDDR_DQ0	C13	FMC-FPGA.LA.D_P25	
DDRIO88NB1	C13	FMC-FPGA.LA.D_N26	
DDRIO88PB1/CCC_NW1_CLK13	C13	FMC-FPGA.LA.D_P26	
DDRIO89NB1/MDDR_DQ_ECC0	C13	FMC-FPGA.LA.D_N27	
DDRIO89PB1/MDDR_DQ_ECC1	C13	FMC-FPGA.LA.D_P27	
DDRIO90NB1/MDDR_DM_RDQS_ECC	C13	FMC-FPGA.LA.D_N28	
DDRIO90PB1/MDDR_TMATCH_ECC_IN	C12	FMC-FPGA.LA.D_P28	
DDRIO91NB1/MDDR_DQS_ECC_N	C12	FMC-FPGA.LA.D_N29	
DDRIO91PB1/MDDR_DQS_ECC	C12	FMC-FPGA.LA.D_P29	
DDRIO92NB1/GB4/CCC_NW1_CLK12	C12	FMC-FPGA.LA.D_N30	
DDRIO92PB1/GB0/CCC_NW0_CLK13	C12	FMC-FPGA.LA.D_P30	
DDRIO93NB1/CCC_NW0_CLK12	C13	FMC-FPGA.LA.D_N31	
DDRIO93PB1/MDDR_TMATCH_ECC_OUT	C14	FMC-FPGA.LA.D_P31	
DDRIO94NB1	C11	FMC-FPGA.LA.D_N32	
DDRIO94PB1	C11	FMC-FPGA.LA.D_P32	
DDRIO95NB1	C11	FMC-FPGA.LA.D_N33	
DDRIO95PB1	C10	FMC-FPGA.LA.D_P33	
DDRIO96NB1	C10	FMC-FPGA.LA.D_N34	
DDRIO96PB1	C10	FMC-FPGA.LA.D_P34	
DDRIO97NB1	C12	USER_FLASH_SS_N	
DDRIO97PB1	C11	USER_FLASH_SCLK	
DDRIO98NB1	C9	USER_FLASH_MOSI	
DDRIO98PB1	C10	USER_FLASH_MISO	
DDRIO99NB1	C10	PGOOD_P1V2	
DDRIO99PB1	C9	PGOOD_P3V3	



IC1C
M2GL090T-FGG6761

BANK 2			
MSIO51NB2	E25	FMC-FPGA.PRSNT	
MSIO51PB2	E26	PWR_CYC_REQ0	
MSIO52NB2	D26	OSC_25MHz_2V5	
MSIO52PB2/CCC_NE0_CLK11	D25	OSC_25MHz_2V5	
MSIO53PB2/CCC_NE1_CLK11	B26	OSC_40MHz_2V5	
MSIO54NB2	E24	LED1	
MSIO54PB2/GB10/VCCC_SE0_CLK1	E25	LED2	
MSIO55NB2	E24	LED3	
MSIO55PB2/GB14/VCCC_SE1_CLK1	E22	LED4	
MSIO56NB2	G23	SERVMOD_FPGA1	
MSIO56PB2	G23	SERVMOD_FPGA2	
MSIO57NB2	A24	SERVMOD_FPGA3	
MSIO57PB2	A25	SERVMOD_FPGA4	
MSIO58NB2	C24	SERVMOD_FPGA5	
MSIO58PB2	C25	SERVMOD_FPGA6	
MSIO59NB2	D23	PGOOD_P1V2	
MSIO60NB2	E22	SERVMOD_FPGA7	
MSIO60PB2	E22	SERVMOD_FPGA8	
MSIO61NB2	G20	MONIMOD-I2C_2V5_SCL	
MSIO61PB2	G21	MONIMOD-I2C_2V5_SDA	



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA_Banks_1_2.SchDoc
		Print Date	09/10/2020 18:32:31
		Sheet	7 of 18
			A3

BE/CO

CERN

DI/OT Rad-tol System Board

FPGA I/O Banks B1, B2

European Organization for Nuclear Research

CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
<div>BE/CO</div> <div></div>		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	Translate_3V3_I2C_to_2V5_SchDoc
		Print Date	09/10/2020 18:32:32
		Sheet	9 of 18
		REV	A3
		*	*
		EDA-XXXXX-VX-X	

DI/OT Rad-tol System Board
I2C Voltage Translators

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Banks powered by 2.5V








TODO: requested 0402 symbols, use them when ready




Place resistor very close to the pins

TODO: requested 0402 symbols, use them when ready

Application Note AC393, p. 5



Altium 19.1.5 apparently has a bug with REPEAT starting from index = 0



Project/Equipment	DI/OT	Designer	C. Gentsos	28/08/2020
Document	BE/CO	Drawn by	C. Gentsos	09/10/2020
		Check by	*	09/10/2020
		Last Mod.	C. Gentsos	09/10/2020
		File	FPGA_Banks_6_7.SchDoc	10of 18
		Print Date	09/10/2020 18:32:32	Sheet A3
			European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-XXXXX-VX-X













Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Translate_GPIO_to_2V5.SchDoc	
		Print Date 09/10/2020 18:32:33	
		Sheet 11 of 18	
		A3	

DI/OT Rad-tol System Board
GPIO Voltage Translators

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.






This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify the documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.





Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

The diff. pairs that go to each peripheral board are length-matched, excluding the clock-capable pair



▲ The clock-capable pairs are length-matched between the different peripheral boards, instead




Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2



You may redistribute and modify the documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>





As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



▲ All the nets that are exposed to the front panel, the power backplane, or that run through all the peripheral boards, are protected




▲ Main 12V power supply off when that's high




▲ **SHARED_BUS**: 5-bit general-purpose bus that runs through all peripheral boards (DIOT specs 7.1.2)
BACKPLANE_RST_N: reset for the peripheral boards, generated on the System Board.
BACKPLANE_12C: 12C bus that runs through the system boards.
SYSSLOT_N: 0 when inserted in the system slot, 1 when it's in a peripheral slot


P1 Connector




P2 Connector



P3 Connector



Project/Equipment		DI/OT				
Document BE/CO 	DI/OT Rad-tol System Board CPCI-S Backplane (1/2)		Designer	C. Gentsos		
			Drawn by	C. Gentsos	28/08/2020	
			Check by	+		
			Last Mod.	C. Gentsos	09/10/2020	
			File	CPCI-S Backplane, P1-P3.SchDoc		
		Print Date	09/10/2020	18:32:34	Sheet	1 of 8
European Organization for Nuclear Research CH-1211, Geneva 23 - Switzerland		EDA-XXXXXX-VX-X A3		18 08		

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



P4 Connector




P5 Connector



1. PE_CLK diff pairs will provide low-noise, high-quality clocks to the peripheral boards (2.1.7)

The DECT_RIO and DECT_BPR pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to increase compatibility.

P6 Connector



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File CPCL-S Backplane P4-P6.SchDoc	
		Print Date 09/10/2020 18:32:35	
		Sheet 14 of 18	
		A3	

DI/OT Rad-tol System Board
CPCL-S Backplane (2/2)

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT			
<div>Document</div> <div>BE/CN</div> <div></div>	<div>DI/OT Rad-tol System Board</div> <div>FMC</div>		Designer	C. Gentoso	
			Drawn by	C. Gentoso	28/08/2020
			Check by		
			Last Mod.	C. Gentoso	09/10/2020
			File	FMC.SchDoc	
			Print Date	09/10/2020	18:32:36
European Organization for Nuclear Research CH-1211, Genève 23 - Switzerland		EDA-XXXXXX-VX-X		Sheet	15 of 18
				Ver.	A3 *

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)


This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



In the Igloo2 evaluation board they use HTST-105-01-L-DV-A but there doesn't seem to be any difference.



Don't confuse this with the nanoFIP JTAG, this is just to provide an easily accessible JTAG connector to program the FMC card

Project/Equipment DI/OT			
Document		Designer C. Gentsos	28/08/2020
		Drawn by C. Gentsos	
		Check by *	
		Last Mod. C. Gentsos	09/10/2020
		File JTAG SchDoc	
		Print Date 09/10/2020 18:32:37	Sheet 16 of 18
		EDA-XXXXX-VX-X	
		* REV	



DI/OT Rad-tol System Board JTAG Chains

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>





As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Current sense

Voltage div. and buffers

Temp. sensor amps



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Monitoring_SchDoc	
		Print Date 09/10/2020 18:32:38	
		Sheet 17 of 18	
		A3	

DI/OT Rad-tol System Board
Monitoring

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



User LEDs




25MHz oscillator




40MHz oscillator




Power cycle pulse generator



Temp sensors



ESD Protection



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	Top_Misc.SchDoc
		Print Date	09/10/2020 18:32:38
		Sheet	18 of 18
		Size	A3
		Rev	*

BE/CO

CERN

DI/OT Rad-tol System Board

Miscellaneous

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X