

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

A

A

B

B

C


C

D

D

E

E



Project/Equipment DI/OT

Document BE/CO

CERN

**DI/OT Rad-tol System Board  
Top Level**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

A3 Rev \*



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

A

A

B

B

C






C

D

D


E

E



Project/Equipment DI/OT

Document BE/CO



DI/OT Rad-tol System Board  
FPGA Top

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

A3 Rev \*

Sheet 3 of 17
















Copyright CERN 2020

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment	DI/OT			
Document	Designer C. Gentos			
<b>BE/CO</b>	Drawn by C. Gentos		28/08/2020	
	Check by *		-	
	Last Mod. C. Gentos		28/09/2020	
	File FPGA_Power.SchDoc			
	Print Date 28/09/2020 17:19:33		Sheet 4 of 7	Rev A3 *
<i>European Organization for Nuclear Research CERN - Genève - Suisse</i>				
<b>DI/OT Rad-tol System Board</b> <b>FPGA Power</b>				
<b>EDA-XXXXX-VX-X</b>				

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.



Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


## Parts powered by 2.5V



The JTAG and configuration pins are referred to as Bank 4



▲ This is to trigger a reprogram from the flash, assuming that



Project/Equipment		DI/OT	
Document		Designer	28/08/2020
<b>BE/CO</b>		Drawn by	C. Gentos
<b>DI/OT Rad-tol System Board</b>		Check by	*
<b>FPGA Configuration</b>		Last Mod.	C. Gentos
		File	FPGA_Config.SchDoc
		Print Date	28/09/2020 17:19:34
		Sheet	5 of 17
		Size	Rev
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		A3	*
<b>EDA-XXXXX-VX-X</b>			



# Banks powered by 2.5V

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)  
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sh-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI-OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

**IC1B  
M2GL090T-FGG6761**

C23	FMC-FPGA_L.A.D_N14
D22	FMC-FPGA_L.A.D_P14
B23	FMC-FPGA_L.A.D_N15
A23	FMC-FPGA_L.A.D_P15
E21	FMC-FPGA_L.A.D_N2
D21	FMC-FPGA_L.A.D_P2
E20	FMC-FPGA_L.A.D_N3
D20	FMC-FPGA_L.A.D_P3
E19	FMC-FPGA_L.A.D_N4
D19	FMC-FPGA_L.A.D_P4
E18	FMC-FPGA_L.A.D_N5
D18	FMC-FPGA_L.A.D_P5
E17	FMC-FPGA_L.A.D_N6
D17	FMC-FPGA_L.A.D_P6
E19	FMC-FPGA_L.A.D_N7
D19	FMC-FPGA_L.A.D_P7
E18	FMC-FPGA_L.A.D_N8
G17	FMC-FPGA_L.A.D_P8
B20	FMC-FPGA_L.A.D_N9
A20	FMC-FPGA_L.A.D_P9
C20	FMC-FPGA_L.A.D_N10
F19	FMC-FPGA_L.A.D_P10
D19	FMC-FPGA_L.A.D_N11
E18	FMC-FPGA_L.A.D_P11
F17	FMC-FPGA_L.A.D_N12
E17	FMC-FPGA_L.A.D_P12
F16	FMC-FPGA_L.A.D_N13
E16	FMC-FPGA_L.A.D_P13
F19	FMC-FPGA_L.A.D_N14
E18	FMC-FPGA_L.A.D_P14
F18	FMC-FPGA_L.A.D_N15
E18	FMC-FPGA_L.A.D_P15
F17	FMC-FPGA_L.A.D_N16
E17	FMC-FPGA_L.A.D_P16
F17	FMC-FPGA_L.A.D_N17
E17	FMC-FPGA_L.A.D_P17
F17	FMC-FPGA_L.A.D_N18
E16	FMC-FPGA_L.A.D_P18
F16	FMC-FPGA_L.A.D_N19
E16	FMC-FPGA_L.A.D_P19
F15	FMC-FPGA_L.A.D_N20
E15	FMC-FPGA_L.A.D_P20
F16	FMC-FPGA_L.A.D_N21
E15	FMC-FPGA_L.A.D_P21
F15	FMC-FPGA_L.A.D_N22
E14	FMC-FPGA_L.A.D_P22
F15	FMC-FPGA_L.A.D_N23
E14	FMC-FPGA_L.A.D_P23
F14	FMC-FPGA_L.A.D_N24
D14	FMC-FPGA_L.A.D_P24
D14	FMC-FPGA_L.A.D_N25
D14	FMC-FPGA_L.A.D_P25
A13	FMC-FPGA_L.A.D_N26
B13	FMC-FPGA_L.A.D_P26
D13	FMC-FPGA_L.A.D_N27
C13	FMC-FPGA_L.A.D_P27
F13	FMC-FPGA_L.A.D_N28
E13	FMC-FPGA_L.A.D_P28
F12	FMC-FPGA_L.A.D_N29
E12	FMC-FPGA_L.A.D_P29
F12	FMC-FPGA_L.A.D_N30
E12	FMC-FPGA_L.A.D_P30
F11	FMC-FPGA_L.A.D_N31
E11	FMC-FPGA_L.A.D_P31
F11	FMC-FPGA_L.A.D_N32
E11	FMC-FPGA_L.A.D_P32
F11	FMC-FPGA_L.A.D_N33
D11	FMC-FPGA_L.A.D_P33
F10	FMC-FPGA_L.C.SCL
B10	FMC-FPGA.L2.CSDA
G12	SERVMOD_DIR1
G11	SERVMOD_DIR2
D9	SERVMOD_DIR3
E10	SERVMOD_DIR4
C10	SERVMOD_DIR5
C9	SERVMOD_DIR6

▲ Careful with pin swapping: the P nets of the differential pairs 0, 1, 17 and 18 are connected to clock-capable pins and can't be swapped with the other I/Os.




**BANK 1**

**IC1C  
M2GL090T-FGG6761**

E25	SERVMOD_DIR7
E26	SERVMOD_DIR8
C26	OSC_25MHz_2V5
B25	OSC_40MHz_2V5
B26	OSC_40MHz_2V5
E24	LEDS1
E25	LEDS2
E23	LEDS3
E24	LEDS4
E24	SERVMOD_FPGA1
M51056NB2	SERVMOD_FPGA2
M51056PB2	SERVMOD_FPGA3
M51057NB2	SERVMOD_FPGA4
M51057PB2	SERVMOD_FPGA5
M51058NB2	SERVMOD_FPGA6
M51058PB2	FMC_FPGA_PRSNT
E22	SERVMOD_FPGA7
E22	SERVMOD_FPGA8
G20	MONIMOD-I2C_SCL
G21	MONIMOD-I2C_SDA
M51060NB2	
M51060PB2	
M51061NB2	
M51061PB2	

**BANK 2**



▲ TODO: we might be able to afford changing SERVMOD direction in pairs, see if there are any negative implications.

Project/Equipment DI/OT

Document BE/CO

Design: C. Gentos

Drawn by C. Gentos

Check hy \*

Last Mod. C. Gentos

File FPGA Banks 1\_2.SchDoc

Print Date 28/09/2020 17:19:35

Sheet 7 of 17

Size Rev A3 \* E

**DI/OT Rad-tol System Board**  
**FPGA I/O Banks B1, B2**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

A3 \* E

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk-screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

A

A

B

B

C


C

D

D

E

E



Project/Equipment	DI/OT	
Document	Designer <u>C.Gentos</u>	16/09/2020
BE/CO	Drawn by <u>C.Gentos</u>	
	Check by *	
	Last Mod. <u>C.Gentos</u>	25/09/2020
	File <u>Translate 2V5 to PPERIPH_1b.SchDoc</u>	
	Print Date <u>28/09/2020 17:19:35</u>	Sheet 8 of 17
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	Size Rev
	EDA-XXXXX-VX-X	

Copyright CERN 2020.






This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

## Banks powered by 2.5V



Project/Equipment	DI/OT
Document	<b>DI/OT Rad-tol System Board FPGA I/O Banks B6, B7</b>
<b>BE/CO</b> 	Designer C.Gentoso Drawn by C.Gentoso 28/08/2020 Check by * Last Mod. C.Gentoso 28/09/2020 File <b>FPGA_Banks_6_7.SchDoc</b> Print Date 28/09/2020 17:19:36 Sheet 9 of 17 Page 88 of 88 A3
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland	
<b>EDA-XXXXX-VX-X</b>	


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2








You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>






As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



The RST\_N lines are pulled up at to PSTANDBY at the monimods. Is this the right way to go about it? Since we never take monitoring data on standby, should we power the monimods from P12V?



TODO: monimod powered by standby voltage, add protection for when that's the only voltage on board



Project/Equipment DI/OT

Document

BE/CO

CERN

**DI/OT Rad-tol System Board  
GPIO Voltage Translators**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

A3 Rev \* 100f17




Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2



You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sh-ig1>



As per CERN-OHL-S v2 section 4, should you produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.





SERVMOD\_N[1..8] SERVMOD\_N[1..8]



## P6 Connector





## P5 Connector



## P4 Connector

The DECT\_RIO and DECT\_BPR pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to increase compatibility.



Project/Equipment DI/OT

Document BE/CO



**DI/OT Rad-tol System Board  
CPCI-S Backplane (2/2)**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXXX-VX-X

Size Rev A3 \* 5

Designer C.Gentos 28/08/2020  
Drawn by C.Gentos -  
Check by -  
Last Mod. C.Gentos 28/09/2020  
File CPCI-S Backplane P4-P6.SchDoc  
Print Date 28/09/2020 17:19:38 Sheet 12 of 17



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI-OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.





FPGA-JTAG → FPGAG-JTAG



FMC-JTAG → FMC-JTAG



FMC-FPGA → FMC-FPGA



E

Project/Equipment	DI/OT			
Document		Designer	C. Gentos	28/08/2020
BE/CO		Drawn by	C. Gentos	28/08/2020
		Check by	*	
	<th>Last Mod.</th> <td>C. Gentos</td> <td>28/09/2020</td>	Last Mod.	C. Gentos	28/09/2020
	<th>File</th> <td>JTAG.SchDoc</td> <td></td>	File	JTAG.SchDoc	
	<th>Print Date</th> <td>28/09/2020 17:19:40</td> <th>Sheet 14 of 17</th>	Print Date	28/09/2020 17:19:40	Sheet 14 of 17
	<th>Size</th> <td>A3</td> <th>Rev. *</th>	Size	A3	Rev. *
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		
EDA-XXXXXX-VX-X				


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTOR QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI-OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



MONIMOD\_I2C MONIMOD\_I2C

TEMP\_LDO TEMP\_LDO

TEMP\_FPGA TEMP\_FPGA


TEMP\_AMB TEMP\_AMB

P5V0\_A P5V0\_A

C205 C205

Divide by 6 Divide by 6

Multiply by 2 Multiply by 2



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silk screen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

A

A

B

B

C

C


D

D

E


E

## User LEDs




TODO: We have the pins, do we want to double the clocks in case someone likes redundancy?


## 25MHz oscillator




## 40MHz oscillator



## Power cycle pulse generator




## Ambient temp sensor



Place away from heat-generating components

## ESD Protection



Project/Equipment DI/OT

Document

BE/CO

CERN

**DI/OT Rad-tol System Board  
Miscellaneous**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

A3 Rev \* 5

Designer: C. Gentos 28/08/2020  
Check-by: \*  
Last Mod.: C. Gentos 28/09/2020  
File: Top\_Misc.SchDoc  
Print Date: 28/09/2020 17:19:41 Sheet 17 of 17