


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	DIOT-sb-ig1_top.SchDoc
		Print Date	06/10/2020 15:29:42
		Sheet	1 of 17
		Size	A3
		Rev	*

BE/CO

DI/OT Rad-tol System Board
Top Level

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Test points




12V0 power cleanup




P1V2 power




P2V5 power




12V brownout detection




P3V3 power




P1V8 power




P5V0 power




Always-on P3V3 power




Analog power filtering



Peripheral voltage selection



Project/Equipment		DI/OT	
Document		Designer C. Gentsos Drawn by C. Gentsos Checked by * Last Mod. C. Gentsos File Powering_SchDoc Print Date 06/10/2020 15:29:42	
BE/CO 		28/08/2020 06/10/2020 2 of 17	
European Organization for Nuclear Research CH-1701 Geneva 23 Switzerland		EDA-XXXXXX-VX-X A3	

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


FPGA Banks 0,3,5,8
FPGA_Banks_0_3_5_8.SchDoc




FPGA Banks 1,2
FPGA_Banks_1_2.SchDoc




FPGA Banks 6,7
FPGA_Banks_6_7.SchDoc



FPGA Power
FPGA_Power.SchDoc



FPGA Config
FPGA_Config.SchDoc



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA.SchDoc
		Print Date	06/10/2020 15:29:43
		Sheet	3 of 17
		Size	A3
		Rev	*

BE/CO

DI/OT Rad-tol System Board
FPGA Top

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.



Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Parts powered by 2.5V




The JTAG and configuration pins are referred to as Bank 4



TODO: calibration not required so 0R may be acceptable, to be clarified.

This is to trigger a reprogram from the flash, assuming that



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
		Drawn by C. Gentsos	
		Check by *	
		Last Mod. C. Gentsos	
		File FPGA_Config.SchDoc	
		Print Date 06/10/2020 15:29:45	
		Sheet 5 of 17	
		Rev *	
		A3	

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Banks powered by PPERIPH

Caution on pin-swapping: the S0_P pins are connected to Global I/O pins to be able to drive FPGA clocks and can't be swapped with other peripheral I/Os. Boards 1-3 can drive global buffers directly or use CCC blocks; Boards 4-6 can drive global buffers directly or through VCCC crossbars; and Boards 7-8 can only reach global buffers through CCC blocks.

IC1E
M2GL090T-FGG676I

IC1G
M2GL090T-FGG676I

PERIPH_CONN

- LVDS_0_P
- LVDS_0_N
- LVDS_1_P
- LVDS_1_N
- LVDS_2_P
- LVDS_2_N
- LVDS_3_P
- LVDS_3_N
- LVDS_4_P
- LVDS_4_N
- LVDS_5_P
- LVDS_5_N
- LVDS_6_P
- LVDS_6_N
- LVDS_7_P
- LVDS_7_N
- LVDS_8_P
- LVDS_8_N
- LVDS_9_P
- LVDS_9_N
- LVDS_10_P
- LVDS_10_N
- LVDS_11_P
- LVDS_11_N
- LVDS_12_P
- LVDS_12_N
- LVDS_13_P
- LVDS_13_N
- LVDS_14_P
- LVDS_14_N
- LVDS_15_P
- LVDS_15_N
- LVDS_16_P
- LVDS_16_N
- LVDS_17_P
- LVDS_17_N

Matched Net Lengths [Tolerance = 5mm]
Matched Net Lengths [Tolerance = 20mm]
ClassName: PERIPH_DP

Slot	Slot
SLOT1	SLOT1
SLOT2	SLOT2
SLOT3	SLOT3
SLOT4	SLOT4
SLOT5	SLOT5
SLOT6	SLOT6
SLOT7	SLOT7
SLOT8	SLOT8

IC1A
M2GL090T-FGG676I

MSIO20NB3/GB13/VCCC_SE1_CLKI	R25	SLOT4.LVDS_0_N
MSIO20PB3/GB9/VCCC_SE0_CLKI	R24	SLOT4.LVDS_0_P
	R19	SLOT2.LVDS_16_N

MSIO212PB5/GB15/VCCC

MSIO156PB8/GB6/CC

MSIO157PB8/GB2/CC
MSIO158PB8/CC

MSIO158PB8/CC

MSIO159PB8/CC

Project/Equipment	DI/OT
-------------------	-------

Document

BE/CO

DI/OT Rad-tol System Board

FPGA I/O Banks B0, B3

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Designer	C. Gentsos
----------	------------

Drawn by C. Gentsos	28/08/2020
---------------------	------------

Check.by *	-
Last Mod. C. Gentsos	06/10/2020

File	FPGA_Banks_0_3_5_8.SchDoc
------	---------------------------

Print Date	06/10/2020 15:29:45	Sheet	6 of 17
		Size	Rev

A-XXXXXX-VX-X	A3	*
---------------	----	---

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




Banks powered by 2.5V

Careful with pin swapping: the P nets of the differential pairs 0, 1, 17 and 18 are connected to clock-capable pins and can't be swapped with the other I/Os.

IC1B M2GL090T-FGG6761	
BANK 1	DDRIO62NB1/MDDR_ADDR15
	DDRIO62PB1/MDDR_ADDR14
	DDRIO63NB1/MDDR_ADDR15
	DDRIO63PB1/MDDR_ADDR12
	DDRIO64NB1/MDDR_ADDR11
	DDRIO64PB1/MDDR_ADDR10
	DDRIO65NB1/MDDR_ADDR9
	DDRIO65PB1/MDDR_ADDR8
	DDRIO66NB1/MDDR_ADDR7
	DDRIO66PB1/MDDR_ODT
	DDRIO67NB1/MDDR_ADDR6
	DDRIO67PB1/MDDR_ADDR5
	DDRIO68NB1/MDDR_ADDR4
	DDRIO68PB1/MDDR_ADDR3
	DDRIO69NB1/MDDR_ADDR2
	DDRIO69PB1/MDDR_ADDR1
	DDRIO70NB1/MDDR_ADDR0
	DDRIO70PB1/MDDR_BA2
	DDRIO71NB1/MDDR_BA1
	DDRIO71PB1/MDDR_BA0
	DDRIO72NB1/MDDR_CLK_N
	DDRIO72PB1/MDDR_CLK_P
	DDRIO73NB1/MDDR_CAS_N
	DDRIO73PB1/MDDR_RESET_N
	DDRIO74NB1/MDDR_CS_N
	DDRIO74PB1/MDDR_CKE
	DDRIO75NB1/MDDR_WE_N
	DDRIO75PB1/MDDR_RAS_N
	DDRIO76NB1/MDDR_DQ15
	DDRIO76PB1/CCC_NE1_CLK13/MDDR_DQ14
	DDRIO77NB1/MDDR_DQ13
	DDRIO77PB1/MDDR_DQ12/GB12/CCC_NE1_CLK12
	DDRIO78NB1/MDDR_DM_RDQS1
	DDRIO78PB1/MDDR_TMATCH_0_IN
	DDRIO79NB1/MDDR_DQS1_N
	DDRIO79PB1/MDDR_DQS1/GB8/CCC_NE0_CLK13
	DDRIO80NB1/MDDR_DQ10/CCC_NE0_CLK12
	DDRIO80PB1/MDDR_DQ9
	DDRIO81NB1/MDDR_DQ8
	DDRIO81PB1/MDDR_DQ7
	DDRIO82NB1/MDDR_TMATCH_0_OUT
	DDRIO82PB1/MDDR_DQ7
	DDRIO83NB1/MDDR_DQ6
	DDRIO83PB1/MDDR_DQ5
	DDRIO84NB1/MDDR_DQ4
	DDRIO84PB1/MDDR_DM_RDQS0
	DDRIO85NB1/MDDR_DQS0_N
	DDRIO85PB1/MDDR_DQS0
	DDRIO86NB1/MDDR_DQ3
	DDRIO86PB1/MDDR_DQ2
	DDRIO87NB1/MDDR_DQ1
	DDRIO87PB1/MDDR_DQ0
	DDRIO88NB1
	DDRIO88PB1/CCC_NW1_CLK13
	DDRIO89NB1/MDDR_DQ_ECC0
	DDRIO89PB1/MDDR_DQ_ECC1
	DDRIO90NB1/MDDR_DM_RDQS_ECC
	DDRIO90PB1/MDDR_TMATCH_ECC_IN
	DDRIO91NB1/MDDR_DQS_ECC_N
	DDRIO91PB1/MDDR_DQS_ECC
	DDRIO92NB1/GB4/CCC_NW1_CLK12
	DDRIO92PB1/GB0/CCC_NW0_CLK13
	DDRIO93NB1/CCC_NW0_CLK12
	DDRIO93PB1/MDDR_TMATCH_ECC_OUT
	DDRIO94NB1
	DDRIO94PB1
	DDRIO95NB1
	DDRIO95PB1
	DDRIO96NB1
	DDRIO96PB1
	DDRIO97NB1
	DDRIO97PB1
	DDRIO98NB1
	DDRIO98PB1
	DDRIO99NB1
	DDRIO99PB1

SERVMOD_DIR 1 2	SERVMOD DIR1
SERVMOD DIR 1 2	SERVMOD DIR2
SERVMOD DIR 3 4	SERVMOD DIR3
SERVMOD DIR 3 4	SERVMOD DIR4
SERVMOD DIR 5 6	SERVMOD DIR5
SERVMOD DIR 5 6	SERVMOD DIR6
SERVMOD DIR 7 8	SERVMOD DIR7
SERVMOD DIR 7 8	SERVMOD DIR8

IC1C M2GL090T-FGG6761	
BANK 2	MSIO51NB2
	MSIO51PB2
	MSIO52NB2
	MSIO52PB2/CCC_NE0_CLK11
	MSIO53PB2/CCC_NE1_CLK11
	MSIO54PB2/GB10/VCCC_SE0_CLK1
	MSIO55PB2/GB14/VCCC_SE1_CLK1
	MSIO56NB2
	MSIO56PB2
	MSIO57NB2
	MSIO57PB2
	MSIO58NB2
	MSIO58PB2
	MSIO59NB2
	MSIO60NB2
	MSIO60PB2
	MSIO61NB2
	MSIO61PB2



Project/Equipment		DI/OT	
Document		Designer: C. Gentsos	
BE/CO		Drawn by: C. Gentsos	
CERN		Check by: *	
		Last Mod: C. Gentsos	
		File: FPGA_Banks_1_2.SchDoc	
		Print Date: 06/10/2020 15:29:46	
		Sheet: 7 of 17	
		EDA-XXXXX-VX-X	

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	Translate_3V3_I2C_to_2V5_SchDoc
		Print Date	06/10/2020 15:29:47
		Sheet	9 of 17
		Rev	*
		A3	*



DI/OT Rad-tol System Board

I2C Voltage Translators

European Organization for Nuclear Research

CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.




This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Translate_GPIO_to_2V5.SchDoc	
		Print Date 06/10/2020 15:29:48	
		Sheet 11 of 17	
		EDA-XXXXX-VX-X	
		A3	



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.




P3 Connector



P2 Connector



P1 Connector



TODO: how to handle PWRBTN?

n_{PE} PE_Tx00 and n_{PE} PE_Rx00 diff pairs can carry Multi-Gigabit signals (2.1.6). 1000Ohm impedance, 5mm tolerance

Project/Equipment		DIOT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File CPCL-S_Backplane_P1-P3_SchDoc	
		Print Date 06/10/2020 15:29:49	
		Sheet 12 of 17	
		A3	

DIOT Rad-tol System Board
CPCL-S Backplane (1/2)

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




P6 Connector



P5 Connector



P4 Connector



1. PE_CLK diff pairs will provide low-noise, high-quality clocks to the peripheral boards (2.1.7)

The DECT_RIO and DECT_BPR pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to increase compatibility.

Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File CPCL-S Backplane_P4-P6_SchDoc	
		Print Date 06/10/2020 15:29:50	
		Sheet 13 of 17	
		A3	

DI/OT Rad-tol System Board
CPCL-S Backplane (2/2)

EDA-XXXXX-VX-X



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT			
<div>Document</div> <div>BE/CO</div> <div></div>	<div>DI/OT Rad-tol System Board</div> <div>FMC</div>		Designer	C. Gentos	
			Drawn by	C. Gentos	28/08/2020
			Check by		
			Last Mod.	C. Gentos	06/10/2020
			File	FMC SchDoc	
			Print Date	06/10/2020	15:29:51
European Organization for Nuclear Research CH-1211, Grenchen 23 - Switzerland		EDA-XXXXXX-VX-X		Sheet	14of 17
				Rev.	A3



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




JTAG

- TCK
- TDI
- TDO
- TMS
- TRST_N

JTAG-CON

In the Igloo2 evaluation board they use HTST-105-01-L-DV-A but there doesn't seem to be any difference.



Don't confuse this with the nanoFIP JTAG, this is just to provide an easily accessible JTAG connector to program the FMC card

Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
		Drawn by C. Gentsos	
		Check by *	
		Last Mod. C. Gentsos	
		File JTAG SchDoc	
		Print Date 06/10/2020 15:29:52	
		Sheet 15 of 17	
		Size A3	
		Rev *	

DI/OT Rad-tol System Board
JTAG Chains

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)


This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.









Current sense



Voltage div. and buffers



Temp. sensor amps



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Monitoring_SchDoc	
		Print Date 06/10/2020 15:29:52	
		Sheet 16 of 17	
		A3	

DI/OT Rad-tol System Board Monitoring

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl-s>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

User LEDs





TODO: We have the pins, do we want to double the clocks in case someone likes redundancy?


25MHz oscillator




40MHz oscillator




Power cycle pulse generator



Temp sensors



ESD Protection



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
DI/OT Rad-tol System Board		Last Mod. C. Gentsos	
Miscellaneous		File Top_Misc.SchDoc	
European Organization for Nuclear Research		Print Date 06/10/2020 15:29:53	
CH-1211 Genève 23 - Switzerland		Sheet 17 of 17	
EDA-XXXXX-VX-X		A3	