

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT			
Document	DI/OT Rad-tol System Board		Designer	C. Gentsos	
	Top Level		Drawn by	C. Gentsos	
			Check by	*	
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Last Mod.	C. Gentsos	
			File	DIOT-sb-ig1_top.SchDoc	
			Print Date	06/10/2020 15:29:42	
		Sheet	1 of 17	Scale	REV
		EDA-XXXXX-VX-X		A3	*

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.hwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should you produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Test points




12V0 power cleanup




P1V2 power




P2V5 power




12V brownout detection




P3V3 power



P1V8 power



P5V0 power



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT		
Document	DI/OT Rad-tol System Board		Designer	C. Gentsos
	FPGA Top		Drawn by	C. Gentsos
			Check by	*
			Last Mod.	C. Gentsos
			File	FPGA.SchDoc
			Print Date	06/10/2020 15:29:43
			Sheet	3 of 17
 European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland				1.000 A3 *

Copyright CERN 2020.




This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.















TODO: PLL-power, 2.5V or 3.3V? 2.5V will be smoother due to the LDO so better jitter but which one is better for radiation?

VPPNMV must be shorted to VPP

Place the 0402 100nF caps close to the FPGA pins



Some recent advice (URL below) indicates that if one MLCC is used per pin it's best to use the highest value of a given package size (here 0402). Microsemi still recommends using two different values (100n and 10n). Should we switch to the more modern advice?
<https://www.signalintegrityjournal.com/articles/1589-the-myth-of-three>



Project/Equipment	DI/OT
Document	BE/CO
Designer	C. Gentsos
Drawn by	C. Gentsos
Check by	*
Last Mod.	C. Gentsos
File	FPGA_Power.SchDoc
Print Date	06/10/2020 15:29:44
Sheet	4 of 17
Rev	A3

European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.



Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Parts powered by 2.5V




The JTAG and configuration pins are referred to as Bank 4



TODO: calibration not required so 0R may be acceptable, to be clarified.

This is to trigger a reprogram from the flash, assuming that



Project/Equipment	DI/OT	
Document	DI/OT Rad-tol System Board FPGA Configuration	
Designer	C. Gentsos	28/08/2020
Drawn by	C. Gentsos	-
Check by	*	-
Last Mod.	C. Gentsos	06/10/2020
File	FPGA_Config_SchDoc	5 of 17
Print Date	06/10/2020 15:29:45	1306
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must make the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Banks powered by PPERIPH

Caution on pin-swapping: the S0_P pins are connected to Global I/O pins to be able to drive FPGA clocks and can't be swapped with other peripheral I/Os. Boards 1-3 can drive global buffers directly or use CCC blocks; Boards 4-6 can drive global buffers directly or through VCCC crossbars; and Boards 7-8 can only reach global buffers through CCC blocks.

PERIPH_CONN

- LVDS_0_P
- LVDS_0_N
- LVDS_1_P
- LVDS_1_N
- LVDS_2_P
- LVDS_2_N
- LVDS_3_P
- LVDS_3_N
- LVDS_4_P
- LVDS_4_N
- LVDS_5_P
- LVDS_5_N
- LVDS_6_P
- LVDS_6_N
- LVDS_7_P
- LVDS_7_N
- LVDS_8_P
- LVDS_8_N
- LVDS_9_P
- LVDS_9_N
- LVDS_10_P
- LVDS_10_N
- LVDS_11_P
- LVDS_11_N
- LVDS_12_P
- LVDS_12_N
- LVDS_13_P
- LVDS_13_N
- LVDS_14_P
- LVDS_14_N
- LVDS_15_P
- LVDS_15_N
- LVDS_16_P
- LVDS_16_N
- LVDS_17_P
- LVDS_17_N

Matched Net Lengths [Tolerance = 5mm]
Matched Net Lengths [Tolerance = 20mm]
ClassName: PERIPH_DP



IC1D
M2GL090T-FGG676I

BANK 3

MSIO0NB3	W22	SLOT1LVDS_16_N
MSIO0PB3	W21	SLOT1LVDS_16_P
MSIO1NB3	AA23	SLOT1LVDS_17_N
MSIO1PB3	W22	SLOT1LVDS_17_P
MSIO2NB3	CC25	SLOT2LVDS_1_N
MSIO2PB3	CC24	SLOT2LVDS_1_P
MSIO3NB3	W21	SLOT2LVDS_2_N
MSIO3PB3	CC26	SLOT2LVDS_2_P
MSIO4NB3	AD20	SLOT2LVDS_3_N
MSIO4PB3	AD26	SLOT2LVDS_3_P
MSIO5NB3	W21	SLOT2LVDS_4_N
MSIO5PB3	W20	SLOT2LVDS_4_P
MSIO6NB3	W24	SLOT2LVDS_5_N
MSIO6PB3	W23	SLOT2LVDS_5_P
MSIO7NB3	AA25	SLOT2LVDS_6_N
MSIO7PB3	AA24	SLOT2LVDS_6_P
MSIO8NB3	AB26	SLOT2LVDS_7_N
MSIO8PB3	AB25	SLOT2LVDS_7_P
MSIO9NB3	W22	SLOT2LVDS_8_N
MSIO9PB3	W22	SLOT2LVDS_8_P
MSIO10NB3	W26	SLOT2LVDS_9_N
MSIO10PB3	W26	SLOT2LVDS_9_P
MSIO11NB3	W26	SLOT2LVDS_10_N
MSIO11PB3	W25	SLOT2LVDS_10_P
MSIO12NB3	W20	SLOT2LVDS_11_N
MSIO12PB3	W19	SLOT2LVDS_11_P
MSIO13NB3	W26	SLOT2LVDS_12_N
MSIO13PB3	W25	SLOT2LVDS_12_P
MSIO14NB3	W23	SLOT2LVDS_13_N
MSIO14PB3	W23	SLOT2LVDS_13_P
MSIO15NB3	W23	SLOT2LVDS_14_N
MSIO15PB3	W24	SLOT2LVDS_14_P
MSIO16NB3	W21	SLOT2LVDS_15_N
MSIO16PB3	W22	SLOT2LVDS_15_P
MSIO17NB3	W22	SLOT2LVDS_16_N
MSIO17PB3	W21	SLOT2LVDS_16_P
MSIO18NB3	W26	SLOT2LVDS_17_N
MSIO18PB3	W26	SLOT2LVDS_17_P
MSIO19NB3	W26	SLOT2LVDS_18_N
MSIO19PB3	W25	SLOT2LVDS_18_P
MSIO20NB3	W26	SLOT2LVDS_19_N
MSIO20PB3	W26	SLOT2LVDS_19_P
MSIO21NB3	W26	SLOT2LVDS_20_N
MSIO21PB3	W25	SLOT2LVDS_20_P
MSIO22NB3	W26	SLOT2LVDS_21_N
MSIO22PB3	W26	SLOT2LVDS_21_P
MSIO23NB3	W26	SLOT2LVDS_22_N
MSIO23PB3	W25	SLOT2LVDS_22_P
MSIO24NB3	W26	SLOT2LVDS_23_N
MSIO24PB3	W26	SLOT2LVDS_23_P
MSIO25NB3	W26	SLOT2LVDS_24_N
MSIO25PB3	W25	SLOT2LVDS_24_P
MSIO26NB3	W26	SLOT2LVDS_25_N
MSIO26PB3	W26	SLOT2LVDS_25_P
MSIO27NB3	W26	SLOT2LVDS_26_N
MSIO27PB3	W25	SLOT2LVDS_26_P
MSIO28NB3	W26	SLOT2LVDS_27_N
MSIO28PB3	W26	SLOT2LVDS_27_P
MSIO29NB3	W26	SLOT2LVDS_28_N
MSIO29PB3	W25	SLOT2LVDS_28_P
MSIO30NB3	W26	SLOT2LVDS_29_N
MSIO30PB3	W26	SLOT2LVDS_29_P
MSIO31NB3	W26	SLOT2LVDS_30_N
MSIO31PB3	W25	SLOT2LVDS_30_P
MSIO32NB3	W26	SLOT2LVDS_31_N
MSIO32PB3	W26	SLOT2LVDS_31_P
MSIO33NB3	W26	SLOT2LVDS_32_N
MSIO33PB3	W25	SLOT2LVDS_32_P
MSIO34NB3	W26	SLOT2LVDS_33_N
MSIO34PB3	W26	SLOT2LVDS_33_P
MSIO35NB3	W26	SLOT2LVDS_34_N
MSIO35PB3	W25	SLOT2LVDS_34_P
MSIO36NB3	W26	SLOT2LVDS_35_N
MSIO36PB3	W26	SLOT2LVDS_35_P
MSIO37NB3	W26	SLOT2LVDS_36_N
MSIO37PB3	W25	SLOT2LVDS_36_P
MSIO38NB3	W26	SLOT2LVDS_37_N
MSIO38PB3	W26	SLOT2LVDS_37_P
MSIO39NB3	W26	SLOT2LVDS_38_N
MSIO39PB3	W25	SLOT2LVDS_38_P
MSIO40NB3	W26	SLOT2LVDS_39_N
MSIO40PB3	W26	SLOT2LVDS_39_P
MSIO41NB3	W26	SLOT2LVDS_40_N
MSIO41PB3	W25	SLOT2LVDS_40_P
MSIO42NB3	W26	SLOT2LVDS_41_N
MSIO42PB3	W26	SLOT2LVDS_41_P
MSIO43NB3	W26	SLOT2LVDS_42_N
MSIO43PB3	W25	SLOT2LVDS_42_P
MSIO44NB3	W26	SLOT2LVDS_43_N
MSIO44PB3	W26	SLOT2LVDS_43_P
MSIO45NB3	W26	SLOT2LVDS_44_N
MSIO45PB3	W25	SLOT2LVDS_44_P
MSIO46NB3	W26	SLOT2LVDS_45_N
MSIO46PB3	W26	SLOT2LVDS_45_P
MSIO47NB3	W26	SLOT2LVDS_46_N
MSIO47PB3	W25	SLOT2LVDS_46_P
MSIO48NB3	W26	SLOT2LVDS_47_N
MSIO48PB3	W26	SLOT2LVDS_47_P
MSIO49NB3	W26	SLOT2LVDS_48_N
MSIO49PB3	W25	SLOT2LVDS_48_P
MSIO50NB3	W26	SLOT2LVDS_49_N
MSIO50PB3	W26	SLOT2LVDS_49_P
MSIO51NB3	W26	SLOT2LVDS_50_N
MSIO51PB3	W25	SLOT2LVDS_50_P

IC1E
M2GL090T-FGG676I

BANK 5

MSIO195NB5	W13	SLOT4LVDS_11_N
MSIO195PB5	W12	SLOT4LVDS_11_P
MSIO196NB5/CCC_SW0_CLKI2	AA12	SLOT4LVDS_12_N
MSIO196PB5	AD11	SLOT4LVDS_12_P
MSIO197NB5/PROBE_B	AD12	SLOT4LVDS_13_N
MSIO197PB5/PROBE_A	AE12	SLOT4LVDS_13_P
MSIO198NB5	Y12	SLOT4LVDS_14_N
MSIO198PB5	AA12	SLOT4LVDS_14_P
MSIO199NB5	AF12	SLOT4LVDS_15_N
MSIO199PB5	AE12	SLOT4LVDS_15_P
MSIO200NB5	AB13	SLOT3LVDS_0_N
MSIO200PB5	AB12	SLOT3LVDS_0_P
MSIO201NB5/GB7/CCC_SW1_CLKI2	AE14	SLOT4LVDS_16_N
MSIO201PB5/GB3/CCC_SW1_CLKI3	AF14	SLOT4LVDS_16_P
MSIO202NB5	Y14	SLOT4LVDS_17_N
MSIO202PB5	Y13	SLOT4LVDS_17_P
MSIO203NB5	AD14	SLOT5LVDS_1_N
MSIO203PB5	AD13	SLOT5LVDS_1_P
MSIO204NB5	AC14	SLOT5LVDS_2_N
MSIO204PB5	AC13	SLOT5LVDS_2_P
MSIO205NB5	AF17	SLOT5LVDS_3_N
MSIO205PB5	AF18	SLOT5LVDS_3_P
MSIO206NB5	AA14	SLOT5LVDS_4_N
MSIO206PB5	AA13	SLOT5LVDS_4_P
MSIO207NB5	AE15	SLOT7LVDS_0_N
MSIO207PB5	AE15	SLOT7LVDS_0_P
MSIO208NB5	Y14	SLOT5LVDS_5_N
MSIO208PB5/CCC_SW1_CLKI3	Y14	SLOT5LVDS_5_N
MSIO209NB5	AE17	SLOT5LVDS_6_N
MSIO209PB5/VCCC_SE0_CLKI	AE16	SLOT5LVDS_6_P
MSIO210NB5	Y17	SLOT5LVDS_7_N
MSIO210PB5/GB11/VCCC_SE0_CLKI	Y17	SLOT5LVDS_7_N
MSIO211NB5	AA17	SLOT5LVDS_8_N
MSIO211PB5	AD17	SLOT6LVDS_0_N
MSIO212NB5	AD16	SLOT6LVDS_0_P
MSIO212PB5/GB11/VCCC_SE1_CLKI	AB15	SLOT5LVDS_7_N
MSIO213NB5	AC15	SLOT5LVDS_7_N
MSIO213PB5/VCCC_SE1_CLKI	Y15	SLOT5LVDS_8_N
MSIO214NB5	AA15	SLOT5LVDS_8_P
MSIO214PB5	AB16	SLOT5LVDS_9_N
MSIO215NB5	AC16	SLOT5LVDS_9_P
MSIO215PB5	AB17	SLOT5LVDS_10_N
MSIO216NB5	AB18	SLOT5LVDS_10_P
MSIO216PB5	V16	SLOT5LVDS_11_N
MSIO217NB5	V15	SLOT5LVDS_11_P
MSIO217PB5	AF20	SLOT5LVDS_12_N
MSIO218NB5	AF19	SLOT5LVDS_12_P
MSIO218PB5	W17	SLOT5LVDS_13_N
MSIO219NB5	W18	SLOT5LVDS_13_P
MSIO219PB5	AE20	SLOT5LVDS_14_N
MSIO220NB5	AE19	SLOT5LVDS_14_P
MSIO220PB5	W16	SLOT5LVDS_15_N
MSIO221NB5	V16	SLOT5LVDS_15_P
MSIO221PB5	AD19	SLOT5LVDS_16_N
MSIO222NB5	AD18	SLOT5LVDS_16_P
MSIO222PB5	AE21	SLOT5LVDS_17_N
MSIO223NB5	AF22	SLOT5LVDS_17_P
MSIO223PB5	Y19	SLOT6LVDS_1_N
MSIO224NB5	W19	SLOT6LVDS_1_P
MSIO224PB5	AE22	SLOT6LVDS_2_N
MSIO225NB5	AE23	SLOT6LVDS_2_P
MSIO225PB5	Y20	SLOT6LVDS_3_N
MSIO226NB5	Y21	SLOT6LVDS_3_P
MSIO226PB5	AC19	SLOT6LVDS_4_N
MSIO227NB5	AC18	SLOT6LVDS_4_P
MSIO227PB5	V18	SLOT6LVDS_5_N
MSIO228NB5	V19	SLOT6LVDS_5_P
MSIO228PB5	AA19	SLOT6LVDS_6_N
MSIO229NB5	AA18	SLOT6LVDS_6_P
MSIO229PB5	AD23	SLOT6LVDS_7_N
MSIO230NB5	AD22	SLOT6LVDS_7_P
MSIO230PB5	AC20	SLOT6LVDS_8_N
MSIO231NB5	AD21	SLOT6LVDS_8_P
MSIO231PB5	AD24	SLOT6LVDS_9_N
MSIO232NB5	AE24	SLOT6LVDS_9_P
MSIO232PB5	AB21	SLOT6LVDS_10_N
MSIO233NB5	AC21	SLOT6LVDS_10_P
MSIO233PB5	AB23	SLOT6LVDS_11_N
MSIO234NB5	AB22	SLOT6LVDS_11_P
MSIO234PB5	AB22	SLOT6LVDS_12_N
MSIO235NB5	AA22	SLOT6LVDS_12_P
MSIO235PB5	AA20	SLOT6LVDS_13_N
MSIO236NB5	AB20	SLOT6LVDS_13_P
MSIO236PB5		
MSIO237NB5		
MSIO237PB5		
MSIO238NB5		
MSIO238PB5		

IC1G
M2GL090T-FGG676I

BANK 8

MSIO126NB8	G7	SLOT6LVDS_14_N
MSIO126PB8	H8	SLOT6LVDS_14_P
MSIO127NB8	H6	SLOT6LVDS_15_N
MSIO127PB8	H5	SLOT6LVDS_15_P
MSIO128NB8	H7	SLOT6LVDS_16_N
MSIO128PB8	H6	SLOT6LVDS_16_P
MSIO129NB8	G6	SLOT6LVDS_17_N
MSIO129PB8	G5	SLOT6LVDS_17_P
MSIO129NB8	H4	SLOT7LVDS_1_N
MSIO129PB8	H4	SLOT7LVDS_1_P
MSIO130NB8	H5	SLOT7LVDS_2_N
MSIO130PB8	H4	SLOT7LVDS_2_P
MSIO131NB8	H4	SLOT7LVDS_3_N
MSIO131PB8	H3	SLOT7LVDS_3_P
MSIO132NB8	H3	SLOT7LVDS_4_N
MSIO132PB8	H3	SLOT7LVDS_4_P
MSIO133NB8	H3	SLOT7LVDS_5_N
MSIO133PB8	H4	SLOT7LVDS_5_P
MSIO134NB8	H3	SLOT7LVDS_6_N
MSIO134PB8	H3	SLOT7LVDS_6_P
MSIO135NB8	H3	SLOT7LVDS_7_N
MSIO135PB8	H3	SLOT7LVDS_7_P
MSIO136NB8	H3	SLOT7LVDS_8_N
MSIO136PB8	H3	SLOT7LVDS_8_P
MSIO137NB8	H3	SLOT7LVDS_9_N
MSIO137PB8	H3	SLOT7LVDS_9_P
MSIO138NB8	H3	SLOT7LVDS_10_N
MSIO138PB8	H3	SLOT7LVDS_10_P
MSIO139NB8	H3	SLOT7LVDS_11_N
MSIO139PB8	H3	SLOT7LVDS_11_P
MSIO140NB8	H3	SLOT7LVDS_12_N
MSIO140PB8	H3	SLOT7LVDS_12_P
MSIO141NB8	H3	SLOT7LVDS_13_N
MSIO141PB8	H3	SLOT7LVDS_13_P
MSIO142NB8	H3	SLOT7LVDS_14_N
MSIO142PB8	H3	SLOT7LVDS_14_P
MSIO143NB8	H3	SLOT7LVDS_15_N
MSIO143PB8	H3	SLOT7LVDS_15_P
MSIO144NB8	H3	SLOT7LVDS_16_N
MSIO144PB8	H3	SLOT7LVDS_16_P
MSIO145NB8	H3	SLOT7LVDS_17_N
MSIO145PB8	H3	SLOT7LVDS_17_P
MSIO146NB8	H3	SLOT8LVDS_1_N
MSIO146PB8	H3	SLOT8LVDS_1_P
MSIO147NB8	H3	SLOT8LVDS_2_N
MSIO147PB8	H3	SLOT8LVDS_2_P
MSIO148NB8	H3	SLOT8LVDS_3_N
MSIO148PB8	H3	SLOT8LVDS_3_P
MSIO149NB8	H3	SLOT8LVDS_4_N
MSIO149PB8	H3	SLOT8LVDS_4_P
MSIO150NB8	H3	SLOT8LVDS_5_N
MSIO150PB8	H3	SLOT8LVDS_5_P
MSIO151NB8	H3	SLOT8LVDS_6_N
MSIO151PB8	H3	SLOT8LVDS_6_P
MSIO152NB8	H3	SLOT8LVDS_7_N
MSIO152PB8	H3	SLOT8LVDS_7_P
MSIO153NB8	H3	SLOT8LVDS_8_N
MSIO153PB8	H3	SLOT8LVDS_8_P
MSIO154NB8	H3	SLOT8LVDS_9_N
MSIO154PB8	H3	SLOT8LVDS_9_P
MSIO155NB8	H3	SLOT8LVDS_10_N
MSIO155PB8	H3	SLOT8LVDS_10_P
MSIO156NB8	H3	SLOT8LVDS_11_N
MSIO156PB8	H3	SLOT8LVDS_11_P
MSIO157NB8	H3	SLOT8LVDS_12_N
MSIO157PB8	H3	SLOT8LVDS_12_P
MSIO158NB8	H3	SLOT8LVDS_13_N
MSIO158PB8	H3	SLOT8LVDS_13_P
MSIO159NB8	H3	SLOT8LVDS_14_N
MSIO159PB8	H3	SLOT8LVDS_14_P
MSIO160NB8	H3	SLOT8LVDS_15_N
MSIO160PB8	H3	SLOT8LVDS_15_P
MSIO161NB8	H3	SLOT8LVDS_16_N
MSIO161PB8	H3	SLOT8LVDS_16_P
MSIO162NB8	H3	SLOT8LVDS_17_N
MSIO162PB8	H3	SLOT8LVDS_17_P
MSIO163NB8	H3	SLOT8LVDS_18_N
MSIO163PB8	H3	SLOT8LVDS_18_P
MSIO164NB8	H3	SLOT8LVDS_19_N
MSIO164PB8	H3	SLOT8LVDS_19_P
MSIO165NB8	H3	SLOT8LVDS_20_N
MSIO165PB8	H3	SLOT8LVDS_20_P
MSIO166NB8	H3	SLOT8LVDS_21_N
MSIO166PB8	H3	SLOT8LVDS_21_P
MSIO167NB8	H3	SLOT8LVDS_22_N
MSIO167PB8	H3	SLOT8LVDS_22_P
MSIO168NB8	H3	SLOT8LVDS_23_N
MSIO168PB8	H3	SLOT8LVDS_23_P
MSIO169NB8	H3	SLOT8LVDS_24_N
MSIO169PB8	H3	SLOT8LVDS_24_P
MSIO170NB8	H3	SLOT8LVDS_25_N
MSIO170PB8	H3	SLOT8LVDS_25_P
MSIO171NB8	H3	SLOT8LVDS_26_N
MSIO171PB8	H3	SLOT8LVDS_26_P
MSIO172NB8	H3	SLOT8LVDS_27_N
MSIO172PB8	H3	SLOT8LVDS_27_P
MSIO173NB8	H3	SLOT8LVDS_28_N
MSIO173PB8	H3	SLOT8LVDS_28_P

IC1A
M2GL090T-FGG676I

BANK 0

MSIO11NB0	H12	SLOT1LVDS_1_N
MSIO11PB0	H11	SLOT1LVDS_1_P
MSIO112NB0	A9	SLOT1LVDS_2_N
MSIO112PB0	A8	SLOT1LVDS_2_P
MSIO113NB0	H10	SLOT1LVDS_3_N
MSIO113PB0	H8	SLOT1LVDS_3_P
MSIO114NB0	H8	SLOT1LVDS_4_N
MSIO114PB0	A7	SLOT1LVDS_4_P
MSIO115NB0	H10	SLOT1LVDS_5_N
MSIO115PB0	H9	SLOT1LVDS_5_P

Banks powered by 2.5V

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohw.org/project/di-ot-sb-ig1>





As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Careful with pin swapping: the P nets of the differential pairs 0, 1, 17 and 18 are connected to clock-capable pins and can't be swapped with the other I/Os.


IC1B
M2GL090T-FGG6761

BANK 1	
DDRIO62NB1/MDDR_ADDR15	C23 FMC-FPGA.LAD_N14
DDRIO62PB1/MDDR_ADDR15	C22 FMC-FPGA.LAD_P14
DDRIO63NB1/MDDR_ADDR16	C23 FMC-FPGA.LAD_N15
DDRIO63PB1/MDDR_ADDR16	C23 FMC-FPGA.LAD_P15
DDRIO64NB1/MDDR_ADDR11	C21 FMC-FPGA.LAD_N2
DDRIO64PB1/MDDR_ADDR10	C20 FMC-FPGA.LAD_P2
DDRIO65NB1/MDDR_ADDR9	C20 FMC-FPGA.LAD_P3
DDRIO65PB1/MDDR_ADDR8	C22 FMC-FPGA.LAD_N4
DDRIO66NB1/MDDR_ADDR7	C22 FMC-FPGA.LAD_P4
DDRIO66PB1/MDDR_ODT	C22 FMC-FPGA.LAD_N5
DDRIO67NB1/MDDR_ADDR6	C18 FMC-FPGA.LAD_P5
DDRIO67PB1/MDDR_ADDR5	C18 FMC-FPGA.LAD_N12
DDRIO68NB1/MDDR_ADDR4	C21 FMC-FPGA.LAD_P6
DDRIO68PB1/MDDR_ADDR3	C19 FMC-FPGA.LAD_N7
DDRIO69NB1/MDDR_ADDR2	C19 FMC-FPGA.LAD_P7
DDRIO70NB1/MDDR_ADDR0	C18 FMC-FPGA.LAD_N8
DDRIO70PB1/MDDR_BA2	C17 FMC-FPGA.LAD_P8
DDRIO71NB1/MDDR_BA1	C20 FMC-FPGA.LAD_N9
DDRIO71PB1/MDDR_BA0	C20 FMC-FPGA.LAD_P9
DDRIO72NB1/MDDR_CLK_N	C20 FMC-FPGA.LAD_N10
DDRIO72PB1/MDDR_CLK_N	C19 FMC-FPGA.LAD_P10
DDRIO73NB1/MDDR_CAS_N	C19 FMC-FPGA.LAD_N11
DDRIO73PB1/MDDR_RESET_N	C18 FMC-FPGA.LAD_P11
DDRIO74NB1/MDDR_CS_N	C17 FMC-FPGA.LAD_N12
DDRIO74PB1/MDDR_CKE	C16 FMC-FPGA.LAD_P12
DDRIO75NB1/MDDR_WE_N	C16 FMC-FPGA.LAD_N13
DDRIO75PB1/MDDR_RAS_N	C16 FMC-FPGA.LAD_P13
DDRIO76NB1/MDDR_DQ15	C19 FMC-FPGA.LAD_N1
DDRIO76PB1/CCC_NE1_CLK13/MDDR_DQ14	C18 FMC-FPGA.LAD_P1
DDRIO77NB1/MDDR_DQ13	C18 FMC-FPGA.LAD_N6
DDRIO77PB1/MDDR_DQ12/GB12/CCC_NE1_CLK12	C18 FMC-FPGA.LAD_P0
DDRIO78NB1/MDDR_DM_RDQS1	C15 FMC-FPGA.LAD_N16
DDRIO78PB1/MDDR_TMATCH_0_IB	C16 FMC-FPGA.LAD_P16
DDRIO79NB1/MDDR_DQS1_N	C17 FMC-FPGA.LAD_N17
DDRIO79PB1/MDDR_DQS1/GB8/CCC_NE0_CLK13	C17 FMC-FPGA.LAD_P17
DDRIO80NB1/MDDR_DQ11	C17 FMC-FPGA.LAD_N18
DDRIO80PB1/MDDR_DQ10/CCC_NE0_CLK12	C16 FMC-FPGA.LAD_P18
DDRIO81NB1/MDDR_DQ9	C16 FMC-FPGA.LAD_N19
DDRIO81PB1/MDDR_DQ8	C16 FMC-FPGA.LAD_P19
DDRIO82NB1/MDDR_TMATCH_0_OUT	C15 FMC-FPGA.LAD_N20
DDRIO82PB1/MDDR_DQ7	C15 FMC-FPGA.LAD_P20
DDRIO83NB1/MDDR_DQ6	C16 FMC-FPGA.LAD_N21
DDRIO83PB1/MDDR_DQ5	C15 FMC-FPGA.LAD_P21
DDRIO84NB1/MDDR_DQ4	C14 FMC-FPGA.LAD_N22
DDRIO84PB1/MDDR_DM_RDQS0	C14 FMC-FPGA.LAD_P22
DDRIO85NB1/MDDR_DQS0_N	C15 FMC-FPGA.LAD_N23
DDRIO85PB1/MDDR_DQS0	C14 FMC-FPGA.LAD_P23
DDRIO86NB1/MDDR_DQ3	C14 FMC-FPGA.LAD_N24
DDRIO86PB1/MDDR_DQ2	C14 FMC-FPGA.LAD_P24
DDRIO87NB1/MDDR_DQ1	C15 FMC-FPGA.LAD_N25
DDRIO87PB1/MDDR_DQ0	C14 FMC-FPGA.LAD_P25
DDRIO88NB1	C13 FMC-FPGA.LAD_N26
DDRIO88PB1/CCC_NW1_CLK13	C13 FMC-FPGA.LAD_P26
DDRIO89NB1/MDDR_DQ_ECC0	C13 FMC-FPGA.LAD_N27
DDRIO89PB1/MDDR_DQ_ECC1	C13 FMC-FPGA.LAD_P27
DDRIO90NB1/MDDR_DM_RDQS_ECC	C13 FMC-FPGA.LAD_N28
DDRIO90PB1/MDDR_TMATCH_ECC_IN	C13 FMC-FPGA.LAD_P28
DDRIO91NB1/MDDR_DQS_ECC_N	C12 FMC-FPGA.LAD_N29
DDRIO91PB1/MDDR_DQS_ECC	C12 FMC-FPGA.LAD_P29
DDRIO92NB1/GB4/CCC_NW1_CLK12	C12 FMC-FPGA.LAD_N30
DDRIO92PB1/GB0/CCC_NW0_CLK13	C12 FMC-FPGA.LAD_P30
DDRIO93NB1/CCC_NW0_CLK12	C13 FMC-FPGA.LAD_N31
DDRIO93PB1/MDDR_TMATCH_ECC_OUT	C14 FMC-FPGA.LAD_P31
DDRIO94NB1	C11 FMC-FPGA.LAD_N32
DDRIO94PB1	C11 FMC-FPGA.LAD_P32
DDRIO95NB1	C11 FMC-FPGA.LAD_N33
DDRIO95PB1	C10 FMC-FPGA.LAD_P33
DDRIO96NB1	C10 FMC-FPGA.LAD_N34
DDRIO96PB1	C10 FMC-FPGA.LAD_P34
DDRIO97NB1	C12 SERVMOD DIR_1_2
DDRIO97PB1	C11 SERVMOD DIR_3_4
DDRIO98NB1	C9 SERVMOD DIR_5_6
DDRIO98PB1	C10 SERVMOD DIR_7_8
DDRIO99NB1	C10 PGOOD_P1V2
DDRIO99PB1	C9 PGOOD_P3V3

SERVMOD DIR_1_2	×	SERVMOD DIR1
SERVMOD DIR_1_2	×	SERVMOD DIR2
SERVMOD DIR_3_4	×	SERVMOD DIR3
SERVMOD DIR_3_4	×	SERVMOD DIR4
SERVMOD DIR_5_6	×	SERVMOD DIR5
SERVMOD DIR_5_6	×	SERVMOD DIR6
SERVMOD DIR_7_8	×	SERVMOD DIR7
SERVMOD DIR_7_8	×	SERVMOD DIR8



REPEAT(Voltage_trans_SERVMOD1.8)
Translate 2V5 to PPERIPH_1b.SchDoc



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
DI/OT Rad-tol System Board FPGA I/O Banks B1, B2		Last Mod. C. Gentsos	
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		File FPGA_Banks_1_2.SchDoc	
EDA-XXXXX-VX-X		Print Date 06/10/2020 15:29:46	
		Sheet 7 of 17	
		A3	

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Maybe that's nit-picking but according to the datasheet, VCCB must be ramped-up with or after VCCA. If VCCB is set to 3V3 its ramp-up will come just slightly ahead of VCCA but not by much.



DIR = '1' means A -> B
It's referenced to VCCA

Project/Equipment		DI/OT	
Document		DI/OT Rad-tol System Board Voltage Translators	
Designer	C. Gentsos	Drawn by	C. Gentsos
Check by	*	Last Mod.	C. Gentsos
File	Translate_2V5_to_PPERIPH_1b.SchDoc	Print Date	06/10/2020 15:29:47
Sheet	8 of 17	Scale	A3
 		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	
		EDA-XXXXX-VX-X	

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>).

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
BE/CO		Drawn by	C. Gentsos
CERN		Check by	*
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Last Mod.	C. Gentsos
EDA-XXXXX-VX-X		File	Translate_3V3_I2C_to_2V5_SchDoc
		Print Date	06/10/2020 15:29:47
		Sheet	9 of 17
		Scale	A3
		REV	*

Banks powered by 2.5V










Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>) This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohw.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources. You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment	DI/OT	Designer	C. Gentsos	Drawn by	C. Gentsos	28/08/2020
Document		Check by	*	Last Mod.	C. Gentsos	06/10/2020
		File	FPGA_Banks_6_7.SchDoc	Print Date	06/10/2020 15:29:48	Sheet 10 of 17
						Rev A3

**DI/OT Rad-tol System Board
FPGA I/O Banks B6, B7**

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.












Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



The RST_N lines are pulled up at to PSTANDBY at the monimods. Is this the right way to go about it? Since we never take monitoring data on standby, should we power the monimods from P12V?

TODO: monimod powered by standby voltage, add protection for when that's the only voltage on board



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Translate_GPIO_to_2V5.SchDoc	
		Print Date 06/10/2020 15:29:48	
		Sheet 11 of 17	
		EDA-XXXXX-VX-X	
		European Organization for Nuclear Research	
		CH-1211 Geneva 23 - Switzerland	
		A3	

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)


This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



P6 Connector




P5 Connector



1. PE_CLK diff pairs will provide low-noise, high-quality clocks to the peripheral boards (2.1.7)

The DECT_RIO and DECT_BPR pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to increase compatibility.

P4 Connector



Project/Equipment	DI/OT		
Document	DI/OT Rad-tol System Board CPCI-S Backplane (2/2)		
Designer	C. Gentsos	28/08/2020	
Drawn by	C. Gentsos		
Check by	*		
Last Mod.	C. Gentsos	06/10/2020	
File	CPCI-S Backplane_P4-P6_SchDoc		
Print Date	06/10/2020 15:29:50	Sheet	13 of 17
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland			EDA-XXXXX-VX-X

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.




VREF is unused



Only _P pins are actually clock-compatible on the FPGA

CAREFUL: Vadj is fixed at 2.5V

Subcomponent order matches the pinout tables in the VITA 57.1 specifications.




Subcomponent order matches the pinout tables in the VITA 57.1 specifications.



GAI0..1 set to GND

Front panel and FMC slot spacers



Project/Equipment		DI/OT	
Document	DI/OT Rad-tol System Board FMC		Designer C. Gentsos
BE/CO	CERN		Drawn by C. Gentsos
			28/08/2020
File		FMC_SchDoc	Check by *
Print Date		06/10/2020 15:29:51	Last Mod. C. Gentsos
Sheet		14 of 17	06/10/2020
Size		A3	Rev *
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland			EDA-XXXXX-VX-X

Copyright CERN 2020.







This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.



- JTAG
- TCK
 - TDI
 - TDO
 - TMS
 - TRST_N
- JTAG-CON

In the Igloo2 evaluation board they use HTST-105-01-L-DV-A but there doesn't seem to be any difference.



Don't confuse this with the nanoFIP JTAG, this is just to provide an easily accessible JTAG connector to program the FMC card

Project/Equipment		DI/OT	
Document	Designer		C. Gentsos
 	Drawn by		C. Gentsos
	Check by		*
	Last Mod.		C. Gentsos
	File		JTAG_SchDoc
	Print Date		06/10/2020 15:29:52
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Sheet	15 of 17
EDA-XXXXX-VX-X		Size	A3

Copyright CERN 2020.



This document describes Open Hardware and is licensed under the CERN-OHL-S v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>).


This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.





Current sense



Voltage div. and buffers



Temp. sensor amps



Project/Equipment		DI/OT	
Document	Designer		C. Gentsos
	Drawn by		C. Gentsos
	Check by		+
	Last Mod.		C. Gentsos
	File		Monitoring_SchDoc
Print Date	06/10/2020 15:29:52	Sheet	1 of 17
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	A3

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-S v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-S v2 (<https://cern.ch/cern-ohl>)

This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-S v2 section 4, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DIOT Radiation-Tolerant System Board PCB or other product you make using this documentation.

User LEDs





TODO: We have the pins, do we want to double the clocks in case someone likes redundancy?


25MHz oscillator






40MHz oscillator




Power cycle pulse generator



Temp sensors



ESD Protection



Project/Equipment	DI/OT	Designer	C. Gentsos	28/08/2020
Document	DI/OT Rad-tol System Board	Drawn by	C. Gentsos	28/08/2020
	Miscellaneous	Check by	*	-
		Last Mod.	C. Gentsos	06/10/2020
		File	Top_Misc.SchDoc	
		Print Date	06/10/2020 15:29:53	Sheet 17 of 17
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X	Rev A3