



As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Project/Equipment		DI/OT		
Document	<div>DI/OT Rad-tol System Board Top Level</div>			
BE/CO				
				
European Organization for Nuclear Research CH-1211 Geneva 23, Switzerland				
EDA-04326-VI-0				
		Designer	C. Gentis	
		Drawn by	C. Gentis	28/06/2020
		Checked by	B. Reardon	24/11/2020
		Last Mod.	C. Gentis	4/2/2021
		File	DIOT-sh-jgl_top.SchDoc	
		Print Date	5/10/2021	2:42:27 PM
		Sheet	1 of 17	
		A3		
		*		

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

## Always-on P3V3 power




Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/di-ot-sig>


As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Place the 0402 100nF caps close to the FPGA pins



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2




You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Parts powered by 2.5V

The JTAG and configuration pins are referred to as Bank 4



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by B. Recordon	
		Last Mod. C. Gentsos	
		File FPGA_Config_SchDoc	
		Print Date 5/10/2021 2:42:27 PM	
		Sheet 5 of 17	
		EDA-04326-V1-0	
		A3	

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DfOT Radiation-Tolerant System Board PCB or other product you using this documentation.

## Banks powered by PPERIPH


Caution on pin-swapping: the S0\_P pins are connected to Global I/O pins to be able to drive FPGA clocks and can't be swapped with other peripheral I/Os. Boards 1-3 can drive global buffers directly or use CCC blocks; Boards 4-6 can drive global buffers directly or through VCCC crossbars; and Boards 7-8 can only reach global buffers through CCC blocks.

PERIPH\_CONN

- LVDS\_0\_P
- LVDS\_0\_N
- LVDS\_1\_P
- LVDS\_1\_N
- LVDS\_2\_P
- LVDS\_2\_N
- LVDS\_3\_P
- LVDS\_3\_N
- LVDS\_4\_P
- LVDS\_4\_N
- LVDS\_5\_P
- LVDS\_5\_N
- LVDS\_6\_P
- LVDS\_6\_N
- LVDS\_7\_P
- LVDS\_7\_N
- LVDS\_8\_P
- LVDS\_8\_N
- LVDS\_9\_P
- LVDS\_9\_N
- LVDS\_10\_P
- LVDS\_10\_N
- LVDS\_11\_P
- LVDS\_11\_N
- LVDS\_12\_P
- LVDS\_12\_N
- LVDS\_13\_P
- LVDS\_13\_N
- LVDS\_14\_P
- LVDS\_14\_N
- LVDS\_15\_P
- LVDS\_15\_N
- LVDS\_16\_P
- LVDS\_16\_N
- LVDS\_17\_P
- LVDS\_17\_N

Intra-diff pair rule. Inter-diff pair rules can be found on a dedicated sheet.

Matched Net Lengths [Tolerance = 2mm]  
Differential Pair Class Name: PERIPH\_DP



IC31D  
M2GL090T-FGG676I

IC31A  
M2GL090T-FGG676I

IC31E  
M2GL090T-FGG676I

IC31G  
M2GL090T-FGG676I

IC31H  
M2GL090T-FGG676I

IC31I  
M2GL090T-FGG676I

IC31J  
M2GL090T-FGG676I

IC31K  
M2GL090T-FGG676I

IC31L  
M2GL090T-FGG676I

IC31M  
M2GL090T-FGG676I

IC31N  
M2GL090T-FGG676I

IC31O  
M2GL090T-FGG676I

IC31P  
M2GL090T-FGG676I

IC31Q  
M2GL090T-FGG676I

IC31R  
M2GL090T-FGG676I

IC31S  
M2GL090T-FGG676I

IC31T  
M2GL090T-FGG676I

IC31U  
M2GL090T-FGG676I

IC31V  
M2GL090T-FGG676I

IC31W  
M2GL090T-FGG676I

IC31X  
M2GL090T-FGG676I

IC31Y  
M2GL090T-FGG676I

IC31Z  
M2GL090T-FGG676I

IC31AA  
M2GL090T-FGG676I

IC31AB  
M2GL090T-FGG676I

IC31AC  
M2GL090T-FGG676I

IC31AD  
M2GL090T-FGG676I

IC31AE  
M2GL090T-FGG676I

IC31AF  
M2GL090T-FGG676I

IC31AG  
M2GL090T-FGG676I

IC31AH  
M2GL090T-FGG676I

IC31AI  
M2GL090T-FGG676I

IC31AJ  
M2GL090T-FGG676I

IC31AK  
M2GL090T-FGG676I

IC31AL  
M2GL090T-FGG676I

IC31AM  
M2GL090T-FGG676I

IC31AN  
M2GL090T-FGG676I

IC31AO  
M2GL090T-FGG676I

IC31AP  
M2GL090T-FGG676I

IC31AQ  
M2GL090T-FGG676I

IC31AR  
M2GL090T-FGG676I

IC31AS  
M2GL090T-FGG676I

IC31AT  
M2GL090T-FGG676I

IC31AU  
M2GL090T-FGG676I

IC31AV  
M2GL090T-FGG676I

IC31AW  
M2GL090T-FGG676I

IC31AX  
M2GL090T-FGG676I

IC31AY  
M2GL090T-FGG676I

IC31AZ  
M2GL090T-FGG676I

IC31BA  
M2GL090T-FGG676I

IC31BB  
M2GL090T-FGG676I

IC31BC  
M2GL090T-FGG676I

IC31BD  
M2GL090T-FGG676I

IC31BE  
M2GL090T-FGG676I

IC31BF  
M2GL090T-FGG676I

IC31BG  
M2GL090T-FGG676I

IC31BH  
M2GL090T-FGG676I

IC31BI  
M2GL090T-FGG676I

IC31BJ  
M2GL090T-FGG676I

IC31BK  
M2GL090T-FGG676I

IC31BL  
M2GL090T-FGG676I

IC31BM  
M2GL090T-FGG676I

IC31BN  
M2GL090T-FGG676I

IC31BO  
M2GL090T-FGG676I

IC31BP  
M2GL090T-FGG676I

IC31BQ  
M2GL090T-FGG676I

IC31BR  
M2GL090T-FGG676I

IC31BS  
M2GL090T-FGG676I

IC31BT  
M2GL090T-FGG676I

IC31BU  
M2GL090T-FGG676I

IC31BV  
M2GL090T-FGG676I

IC31BW  
M2GL090T-FGG676I

IC31BX  
M2GL090T-FGG676I

IC31BY  
M2GL090T-FGG676I

IC31BZ  
M2GL090T-FGG676I

IC31CA  
M2GL090T-FGG676I

IC31CB  
M2GL090T-FGG676I

IC31CC  
M2GL090T-FGG676I

IC31CD  
M2GL090T-FGG676I

IC31CE  
M2GL090T-FGG676I

IC31CF  
M2GL090T-FGG676I

IC31CG  
M2GL090T-FGG676I

IC31CH  
M2GL090T-FGG676I

IC31CI  
M2GL090T-FGG676I

IC31CJ  
M2GL090T-FGG676I

IC31CK  
M2GL090T-FGG676I

IC31CL  
M2GL090T-FGG676I

IC31CM  
M2GL090T-FGG676I

IC31CN  
M2GL090T-FGG676I

IC31CO  
M2GL090T-FGG676I

IC31CP  
M2GL090T-FGG676I

IC31CQ  
M2GL090T-FGG676I

IC31CR  
M2GL090T-FGG676I

IC31CS  
M2GL090T-FGG676I

IC31CT  
M2GL090T-FGG676I

IC31CU  
M2GL090T-FGG676I

IC31CV  
M2GL090T-FGG676I

IC31CW  
M2GL090T-FGG676I

IC31CX  
M2GL090T-FGG676I

IC31CY  
M2GL090T-FGG676I

IC31CZ  
M2GL090T-FGG676I

IC31DA  
M2GL090T-FGG676I

IC31DB  
M2GL090T-FGG676I

IC31DC  
M2GL090T-FGG676I

IC31DD  
M2GL090T-FGG676I

IC31DE  
M2GL090T-FGG676I

IC31DF  
M2GL090T-FGG676I

IC31DG  
M2GL090T-FGG676I

IC31DH  
M2GL090T-FGG676I

IC31DI  
M2GL090T-FGG676I

IC31DJ  
M2GL090T-FGG676I

IC31DK  
M2GL090T-FGG676I

IC31DL  
M2GL090T-FGG676I

IC31DM  
M2GL090T-FGG676I

IC31DN  
M2GL090T-FGG676I

IC31DO  
M2GL090T-FGG676I

IC31DP  
M2GL090T-FGG676I

IC31DQ  
M2GL090T-FGG676I

IC31DR  
M2GL090T-FGG676I

IC31DS  
M2GL090T-FGG676I

IC31DT  
M2GL090T-FGG676I

IC31DU  
M2GL090T-FGG676I

IC31DV  
M2GL090T-FGG676I

IC31DW  
M2GL090T-FGG676I

IC31DX  
M2GL090T-FGG676I

IC31DY  
M2GL090T-FGG676I

IC31DZ  
M2GL090T-FGG676I

IC31EA  
M2GL090T-FGG676I

IC31EB  
M2GL090T-FGG676I

IC31EC  
M2GL090T-FGG676I

IC31ED  
M2GL090T-FGG676I

IC31EE  
M2GL090T-FGG676I

IC31EF  
M2GL090T-FGG676I

IC31EG  
M2GL090T-FGG676I

IC31EH  
M2GL090T-FGG676I

IC31EI  
M2GL090T-FGG676I

IC31EJ  
M2GL090T-FGG676I

IC31EK  
M2GL090T-FGG676I

IC31EL  
M2GL090T-FGG676I

IC31EM  
M2GL090T-FGG676I

IC31EN  
M2GL090T-FGG676I

IC31EO  
M2GL090T-FGG676I

IC31EP  
M2GL090T-FGG676I

IC31EQ  
M2GL090T-FGG676I

IC31ER  
M2GL090T-FGG676I

IC31ES  
M2GL090T-FGG676I

IC31ET  
M2GL090T-FGG676I

IC31EU  
M2GL090T-FGG676I

IC31EV  
M2GL090T-FGG676I

IC31EW  
M2GL090T-FGG676I

IC31EX  
M2GL090T-FGG676I

IC31EY  
M2GL090T-FGG676I

IC31EZ  
M2GL090T-FGG676I

IC31FA  
M2GL090T-FGG676I

IC31FB  
M2GL090T-FGG676I

IC31FC  
M2GL090T-FGG676I

IC31FD  
M2GL090T-FGG676I

IC31FE  
M2GL090T-FGG676I

IC31FF  
M2GL090T-FGG676I

IC31FG  
M2GL090T-FGG676I

IC31FH  
M2GL090T-FGG676I

IC31FI  
M2GL090T-FGG676I

IC31FJ  
M2GL090T-FGG676I

IC31FK  
M2GL090T-FGG676I

IC31FL  
M2GL090T-FGG676I

IC31FM  
M2GL090T-FGG676I

IC31FN  
M2GL090T-FGG676I

IC31FO  
M2GL090T-FGG676I

IC31FP  
M2GL090T-FGG676I

IC31FQ  
M2GL090T-FGG676I

IC31FR  
M2GL090T-FGG676I

IC31FS  
M2GL090T-FGG676I

IC31FT  
M2GL090T-FGG676I

IC31FU  
M2GL090T-FGG676I

IC31FV  
M2GL090T-FGG676I

IC31FW  
M2GL090T-FGG676I

IC31FX  
M2GL090T-FGG676I

IC31FY  
M2GL090T-FGG676I

IC31FZ  
M2GL090T-FGG676I

IC31GA  
M2GL090T-FGG676I

IC31GB  
M2GL090T-FGG676I

IC31GC  
M2GL090T-FGG676I

IC31GD  
M2GL090T-FGG676I

IC31GE  
M2GL090T-FGG676I

IC31GF  
M2GL090T-FGG676I

IC31GG  
M2GL090T-FGG676I

IC31GH  
M2GL090T-FGG676I

IC31GI  
M2GL090T-FGG676I

IC31GJ  
M2GL090T-FGG676I

IC31GK  
M2GL090T-FGG676I

IC31GL  
M2GL090T-FGG676I

IC31GM  
M2GL090T-FGG676I

IC31GN  
M2GL090T-FGG676I

IC31GO  
M2GL090T-FGG676I

IC31GP  
M2GL090T-FGG676I

IC31GQ  
M2GL090T-FGG676I

IC31GR  
M2GL090T-FGG676I

IC31GS  
M2GL090T-FGG676I

IC31GT  
M2GL090T-FGG676I

IC31GU  
M2GL090T-FGG676I

IC31GV  
M2GL090T-FGG676I

IC31GW  
M2GL090T-FGG676I

IC31GX  
M2GL090T-FGG676I

IC31GY  
M2GL090T-FGG676I

IC31GZ  
M2GL090T-FGG676I





IC31HA  
M2GL090T-FGG676I

IC31HB  
M2GL090T-FGG676I


IC31HC  
M2GL090T-FGG676



Bank 1 powered by 2.5V, Bank 2 by 3.3V



## SPI Flash



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2



You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

## Bi-directional level translators









Maybe that's nit-picking but according to the datasheet, VCCB must be ramped-up with or after VCCA. If VCCB is set to 3V3 its ramp-up will come just slightly ahead of VCCA but not by much.



We used to have both I/Os connected together for more drive strength but at 3.3V that might be too much: each pin can already source or sink 24mA.

At 2.5V and 1.8V, however, that quickly drops to 8mA and 4mA, respectively. For applications with low PPERIPH, the optionally-mounted 0R resistors can provide the double drive strength, if necessary.

DIR = '1' means A -> B  
It's referenced to VCCA



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	B. Recordon
		Last Mod.	C. Gentsos
		File	Translate_2V5_to_PPERIPH_SchDoc
		Print Date	5/10/2021 2:42:28 PM
		Sheet	8 of 17
		Rev	A3
		Ver	*

**DI/OT Rad-tol System Board**  
**Voltage Translators**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2



You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-ig1>






As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Level translators for open-drain  
interfaces as described in AN10441



Project/Equipment		DI/OT	
	Document	<b>DI/OT Rad-tol System Board</b> <b>Open-drain Voltage Translators</b>	
	Designer	C. Gentsos	
	Drawn by	C. Gentsos	06/10/2020
	Check by	B. Recordon	24/11/2020
	Last Mod.	C. Gentsos	4/2/2021
	File	Translate_OD_3V3_to_2V5_SchDoc	
	Print Date	5/10/2021 2:42:28 PM	Sheet 9 of 17
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-04326-V1-0
		Rev	*
		A3	

## SerDes PLL RC filters



Project/Equipment		DI/OT			
<div>Document</div> <div>BE/CO</div> <div></div>	<div>DI/OT Rad-tol System Board</div> <div>FPGA I/O Banks B6, B7</div>		Designer	C. Gentsos	
			Drawn by	C. Gentsos	28/08/2020
			Checked by	B. Recordon	23/11/2020
			Last Mod.	C. Gentsos	4/20/2021
			File	FPGA_Banks 6,7_SchDoc	
			Print Date	5/10/2021	2:42:28 PM
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-04326-V1-0		Sheet	10 of 17
		A3	A3		

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

The diff. pairs that go to each peripheral board are length-matched, excluding the clock-capable pair

The clock-capable pairs are length-matched between the different peripheral boards, instead

Class:Name:Periph\_Clocks\_Matched  
Matched Net Lengths Tolerance = 10mm

SLOT1 LVDS\_17\_P  
SLOT1 LVDS\_17\_N  
SLOT2 LVDS\_17\_P  
SLOT2 LVDS\_17\_N  
SLOT3 LVDS\_17\_P  
SLOT3 LVDS\_17\_N  
SLOT4 LVDS\_17\_P  
SLOT4 LVDS\_17\_N  
SLOT5 LVDS\_17\_P  
SLOT5 LVDS\_17\_N  
SLOT6 LVDS\_17\_P  
SLOT6 LVDS\_17\_N  
SLOT7 LVDS\_17\_P  
SLOT7 LVDS\_17\_N  
SLOT8 LVDS\_17\_P  
SLOT8 LVDS\_17\_N

Class:Name:Slot5\_Matched  
Matched Net Lengths Tolerance = 20mm

PERIPH\_CONN

LVDS\_0\_P  
LVDS\_0\_N  
LVDS\_1\_P  
LVDS\_1\_N  
LVDS\_2\_P  
LVDS\_2\_N  
LVDS\_3\_P  
LVDS\_3\_N  
LVDS\_4\_P  
LVDS\_4\_N  
LVDS\_5\_P  
LVDS\_5\_N  
LVDS\_6\_P  
LVDS\_6\_N  
LVDS\_7\_P  
LVDS\_7\_N  
LVDS\_8\_P  
LVDS\_8\_N  
LVDS\_9\_P  
LVDS\_9\_N  
LVDS\_10\_P  
LVDS\_10\_N  
LVDS\_11\_P  
LVDS\_11\_N  
LVDS\_12\_P  
LVDS\_12\_N  
LVDS\_13\_P  
LVDS\_13\_N  
LVDS\_14\_P  
LVDS\_14\_N  
LVDS\_15\_P  
LVDS\_15\_N  
LVDS\_16\_P  
LVDS\_16\_N  
LVDS\_17\_P  
LVDS\_17\_N

SLOT5

Class:Name:Slot6\_Matched  
Matched Net Lengths Tolerance = 20mm

PERIPH\_CONN

LVDS\_0\_P  
LVDS\_0\_N  
LVDS\_1\_P  
LVDS\_1\_N  
LVDS\_2\_P  
LVDS\_2\_N  
LVDS\_3\_P  
LVDS\_3\_N  
LVDS\_4\_P  
LVDS\_4\_N  
LVDS\_5\_P  
LVDS\_5\_N  
LVDS\_6\_P  
LVDS\_6\_N  
LVDS\_7\_P  
LVDS\_7\_N  
LVDS\_8\_P  
LVDS\_8\_N  
LVDS\_9\_P  
LVDS\_9\_N  
LVDS\_10\_P  
LVDS\_10\_N  
LVDS\_11\_P  
LVDS\_11\_N  
LVDS\_12\_P  
LVDS\_12\_N  
LVDS\_13\_P  
LVDS\_13\_N  
LVDS\_14\_P  
LVDS\_14\_N  
LVDS\_15\_P  
LVDS\_15\_N  
LVDS\_16\_P  
LVDS\_16\_N  
LVDS\_17\_P  
LVDS\_17\_N

SLOT6

Class:Name:Slot7\_Matched  
Matched Net Lengths Tolerance = 20mm

PERIPH\_CONN

LVDS\_0\_P  
LVDS\_0\_N  
LVDS\_1\_P  
LVDS\_1\_N  
LVDS\_2\_P  
LVDS\_2\_N  
LVDS\_3\_P  
LVDS\_3\_N  
LVDS\_4\_P  
LVDS\_4\_N  
LVDS\_5\_P  
LVDS\_5\_N  
LVDS\_6\_P  
LVDS\_6\_N  
LVDS\_7\_P  
LVDS\_7\_N  
LVDS\_8\_P  
LVDS\_8\_N  
LVDS\_9\_P  
LVDS\_9\_N  
LVDS\_10\_P  
LVDS\_10\_N  
LVDS\_11\_P  
LVDS\_11\_N  
LVDS\_12\_P  
LVDS\_12\_N  
LVDS\_13\_P  
LVDS\_13\_N  
LVDS\_14\_P  
LVDS\_14\_N  
LVDS\_15\_P  
LVDS\_15\_N  
LVDS\_16\_P  
LVDS\_16\_N  
LVDS\_17\_P  
LVDS\_17\_N

SLOT7

Class:Name:Slot8\_Matched  
Matched Net Lengths Tolerance = 20mm

PERIPH\_CONN

LVDS\_0\_P  
LVDS\_0\_N  
LVDS\_1\_P  
LVDS\_1\_N  
LVDS\_2\_P  
LVDS\_2\_N  
LVDS\_3\_P  
LVDS\_3\_N  
LVDS\_4\_P  
LVDS\_4\_N  
LVDS\_5\_P  
LVDS\_5\_N  
LVDS\_6\_P  
LVDS\_6\_N  
LVDS\_7\_P  
LVDS\_7\_N  
LVDS\_8\_P  
LVDS\_8\_N  
LVDS\_9\_P  
LVDS\_9\_N  
LVDS\_10\_P  
LVDS\_10\_N  
LVDS\_11\_P  
LVDS\_11\_N  
LVDS\_12\_P  
LVDS\_12\_N  
LVDS\_13\_P  
LVDS\_13\_N  
LVDS\_14\_P  
LVDS\_14\_N  
LVDS\_15\_P  
LVDS\_15\_N  
LVDS\_16\_P  
LVDS\_16\_N  
LVDS\_17\_P  
LVDS\_17\_N

SLOT8




Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	B. Recordon
		Last Mod.	C. Gentsos
		File	Constrain_Periph_Nets.SchDoc
Print Date		5/10/2021	2:42:28 PM
		Sheet	11 of 17
		Rev	A3
		Notes	*

**DI/OT Rad-tol System Board**  
**Constrain Periph. Board Signals**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland



EDA-04326-V1-0

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




▲ All the nets that are exposed to the front panel, the power backplane, or that run through all the peripheral boards, are protected

Backplane grounds L2 at the system slot, leaves it open at the peripheral slots. Sensing that we can tell where we're plugged in.




## P1 Connector

**<slot>\_JT\_\* JTAG functionality**  
is enabled when a peripheral  
board is in service mode



**<slot>\_MTX / <slot>\_MRX**  
signals can be connected to  
MGT transceivers on the  
non-rad-tol system board









**SHARED\_BUS:** 5-bit general-purpose bus that runs through all peripheral boards (DIOT specs 7.1.2)  
**BACKPLANE\_RST\_N:** reset for the peripheral boards, generated on the System Board.  
**BACKPLANE\_I2C:** I2C bus that runs through the system boards.  
**SYSSLOT\_N:** 0 when inserted in the system slot, 1 when it's in a peripheral slot











⚠ Main 12V power supply turned off when that's high

## P2 Connector



## P3 Connector



Project/Equipment		DI/OT				
Document <i>BE/CO</i> 	<b><i>DI/OT Rad-tol System Board CPCI-S Backplane (1/2)</i></b>		Designer	C. Gentos		
			Drawn by	C. Gentos	28/08/2020	
			Check by	B. Recordon	24/11/2020	
			Last Mod.	C. Gentos	4/23/2021	
			File	CPCI-S Backplane_PL1-P3_SchDoc		
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Print Date	5/10/2021	2:42:28 PM	Sheet	12 of 17
		EDA-04326-V1-0		Rev	A3	*


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>


As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



## P4 Connector




## P5 Connector



n\_PE\_CLK diff pairs will provide low-noise, high-quality clocks to the peripheral boards (2.1.7)

The DECT\_RIO (A8) and DECT\_BPR (D8) pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to improve compatibility.

## P6 Connector



Project/Equipment		DI/OT	
Document		Designer: C. Gentsos	
BE/CO		Drawn by: C. Gentsos	
CERN		Check by: B. Recordon	
		Last Mod: C. Gentsos	
		File: CPCL-S Backplane P4-P6 SchDoc	
		Print Date: 5/10/2021 2:42:28 PM	
		Sheet: 13 of 17	
		A3	

**DI/OT Rad-tol System Board**  
**CPCL-S Backplane (2/2)**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.




Source location: <https://www.ohwr.org/project/dot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DfOT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Subcomponent order matches the pinout tables in the VITA57.1 specifications.

## Mounting holes



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by B. Recordon	
		Last Mod. C. Gentsos	
		File FMC_SchDoc	
		Print Date 5/10/2021 2:42:29 PM	
		Sheet 14 of 17	
		A3	

DI/OT Rad-tol System Board  
FMC

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0





Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-igl>




As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



## FPGA JTAG header



## FPGA JTAG selector

## FMC JTAG header




Don't confuse this with the nanoFIP JTAG, this is just to provide an easily accessible JTAG connector to program the FMC card

In the Igloo2 evaluation board they use HTST-105-01-L-DV-A but there doesn't seem to be any difference.



Select between connecting the FPGA JTAG interface to the header or the nanoFIP interface for remote programming



Project/Equipment		DI/OT	
Document		Designer: C. Gentsos	
BE/CO		Drawn by: C. Gentsos	
CERN		Check by: B. Recordon	
		Last Mod: C. Gentsos	
		File: JTAG_SchDoc	
		Print Date: 5/10/2021 2:42:29 PM	
		Sheet: 15 of 17	
		A3	

DI/OT Rad-tol System Board  
JTAG Chains

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/dot-sb-igl>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

SENSE  
• P12V0+  
• P12V0-  
SENSE SENSE


MONIMOD-12C MONIMOD-12C

TEMP\_LDO TEMP\_LDO




TEMP\_FPGA TEMP\_FPGA

TEMP\_AMB TEMP\_AMB

## Voltage reference






## XTALs




One 0.1u for each pin


## uC running MoniMod FW



## Current sense



## Voltage div. and buffers



About P2V5 we only care when it's used as PPERIPH so its being omitted as a separate channel is fine

Project/Equipment	DI/OT	Designer	C. Gentsos
Document	BE/CO	Drawn by	C. Gentsos
		Check by	B. Recordon
		Last Mod.	C. Gentsos
		File	Monitoring_SchDoc
		Print Date	5/10/2021 2:42:29 PM
		Sheet	16 of 17
		Rev	A3

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0

Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/dot-sb-igl>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


## Power rail test points





## User LEDs




## Power cycle pulse generator




## Board version encoding and ID




## 25MHz oscillator




## 40MHz oscillator




## Expansion pin header




## Temp sensors




## ESD Protection



## Chassis-GND connection



## Front panel mounting holes



## Fiducials



Project/Equipment		DI/OT	
Document		Designer: C. Gentsos	
BE/CO		Drawn by: C. Gentsos	
CERN		Check by: B. Recordon	
		Last Mod: C. Gentsos	
		File: Top_Misc_SchDoc	
		Print Date: 5/10/2021 2:42:29 PM	
		Sheet: 17 of 17	
		A3	

**DI/OT Rad-tol System Board**  
**Miscellaneous**

European Organization for Nuclear Research  
CH-1211 Genève 23 - Switzerland

EDA-04326-V1-0