







Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.



Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.


Parts powered by 2.5V



The JTAG and configuration pins are referred to as Bank 4



Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA_Config.SchDoc
		Print Date	16/11/2020 16:33:30
		Sheet	5 of 17
		Size	A3
		Rev	*




DI/OT Rad-tol System Board

FPGA Configuration and reset

European Organization for Nuclear Research

CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Level translators



Bank 1 powered by 2.5V, Bank 2 by 3.3V

IC1B
M2GL090T-FGG676I



BANK

DDRIO62NB1/MDDR_ADDR15	C23	LED51
DDRIO62NB1/MDDR_ADDR14	C22	LED52
DDRIO63NB1/MDDR_ADDR13	C23	LED53
DDRIO63NB1/MDDR_ADDR12	C23	LED54
DDRIO64NB1/MDDR_ADDR11	C21	SHARED BUS DIR0
DDRIO64PB1/MDDR_ADDR10	C21	SHARED BUS DIR1
DDRIO65NB1/MDDR_ADDR9	C20	SHARED BUS DIR2
DDRIO65PB1/MDDR_ADDR8	C20	SHARED BUS DIR3
DDRIO66NB1/MDDR_ADDR7	C22	SHARED BUS DIR4
DDRIO66PB1/MDDR_ADDR6	C22	SHARED BUS DIR5
DDRIO67NB1/MDDR_ADDR5	C18	SHARED BUS FPGA1
DDRIO67PB1/MDDR_ADDR4	C18	SHARED BUS FPGA2
DDRIO68NB1/MDDR_ADDR4	C21	SHARED BUS FPGA3
DDRIO68PB1/MDDR_ADDR3	C21	SHARED BUS FPGA4
DDRIO69NB1/MDDR_ADDR2	C19	FMC-FPGA.LA_N14
DDRIO69PB1/MDDR_ADDR1	C19	FMC-FPGA.LA_N15
DDRIO70NB1/MDDR_ADDR0	C17	FMC-FPGA.LA_N16
DDRIO70PB1/MDDR_ADDR0	C17	FMC-FPGA.LA_N17
DDRIO71NB1/MDDR_BA1	C20	FMC-FPGA.LA_N16
DDRIO71PB1/MDDR_BA0	C20	FMC-FPGA.LA_N16
DDRIO72NB1/MDDR_CLK_N	C20	FMC-FPGA.LA_N19
DDRIO72PB1/MDDR_CLK_N	C19	FMC-FPGA.LA_N19
DDRIO73NB1/MDDR_CAS_N	C19	MON_GPIO_2VS_P_RST
DDRIO73PB1/MDDR_CLK_N	C18	MON_GPIO_2VS_P_RST
DDRIO74NB1/MDDR_CS_N	C17	FMC-FPGA.PKSNST
DDRIO74PB1/MDDR_CKE	C17	PWR_CYC_REQ0
DDRIO75NB1/MDDR_WE_N	C16	MONIMOD_12C_2VS_SCL
DDRIO75PB1/MDDR_RAS_N	C16	MONIMOD_12C_2VS_SDA
DDRIO76NB1/MDDR_DQ15	C19	FMC-FPGA.LA_N20
DDRIO76PB1/MDDR_DQ15	C18	FMC-FPGA.LA_N21
DDRIO77NB1/MDDR_DQ12/GB12/CC_N_N1	C18	FMC-FPGA.LA_P21
DDRIO78NB1/MDDR_DM_RKQ51	C13	BACKPLANE_RST_2VS
DDRIO78PB1/MDDR_TMATCH_0_IN	C17	PWR_CYC_REQ0
DDRIO79NB1/MDDR_Q01/G08/CC_NEO_CLK13	C17	FMC-FPGA.LA_P22
DDRIO79PB1/MDDR_Q01/G08/CC_NEO_CLK13	C17	FMC-FPGA.LA_P22
DDRIO80NB1/MDDR_DQ10/CC_NEO_CLK13	C16	FMC-FPGA.LA_N23
DDRIO80PB1/MDDR_DQ10/CC_NEO_CLK13	C16	FMC-FPGA.LA_P23
DDRIO81NB1/MDDR_DQ9	C16	SERVMOD_DIR
DDRIO81PB1/MDDR_DQ9	C16	MM_SHUT_V2
DDRIO82NB1/MDDR_TMATCH_0_OUT	C13	SERVMOD_FPGA1
DDRIO82PB1/MDDR_DQ7	C15	SERVMOD_FPGA2
DDRIO83NB1/MDDR_DQ7	C15	SERVMOD_FPGA3
DDRIO83PB1/MDDR_DQ5	C15	SERVMOD_FPGA4
DDRIO84NB1/MDDR_DQ4	C15	SERVMOD_FPGA5
DDRIO84PB1/MDDR_DM_RKQ50	C14	SERVMOD_FPGA6
DDRIO85NB1/MDDR_DQ50_N	C14	SERVMOD_FPGA7
DDRIO85PB1/MDDR_DQ50	C14	SERVMOD_FPGA8
DDRIO86NB1/MDDR_DQ0	C14	FMC-FPGA.LA_N24
DDRIO86PB1/MDDR_DQ0	C14	FMC-FPGA.LA_P24
DDRIO87NB1/MDDR_DQ0	C15	FMC-FPGA.LA_N25
DDRIO87PB1/MDDR_DQ0	C14	FMC-FPGA.LA_P25
DDRIO88NB1/MDDR_DQ0	C13	FMC-FPGA.LA_N26
DDRIO88PB1/MDDR_DQ0	C13	FMC-FPGA.LA_P26
DDRIO89NB1/MDDR_DQ0	C13	FMC-FPGA.LA_N27
DDRIO89PB1/MDDR_DQ0_ECC1	C13	FMC-FPGA.LA_P27
DDRIO90NB1/MDDR_DM_RDQS_ECC	C13	FMC-FPGA.LA_N28
DDRIO90PB1/MDDR_TMATCH_ECC_IN	C13	FMC-FPGA.LA_P28
DDRIO91NB1/MDDR_DQ5_ECC_N	C12	FMC-FPGA.LA_N29
DDRIO91PB1/MDDR_DQ5_ECC	C12	FMC-FPGA.LA_P29
DDRIO92NB1/GB4/CC_NW1_CLK12	C12	FMC-FPGA.LA_N30
DDRIO92PB1/GB0/CC_NW0_CLK12	C12	FMC-FPGA.LA_P30
DDRIO93NB1/CC_NW0_CLK12	C13	FMC-FPGA.LA_N31
DDRIO93PB1/MDDR_TMATCH_ECC_OUT	C14	FMC-FPGA.LA_P31
DDRIO94NB1	C11	FMC-FPGA.LA_N32
DDRIO94PB1	C11	FMC-FPGA.LA_P32
DDRIO95NB1	C11	FMC-FPGA.LA_N33
DDRIO95PB1	C10	PCB_VER_12C_2VS_SCL
DDRIO96PB1	C10	PCB_VER_12C_2VS_SDA
DDRIO97NB1	C11	USER_FLASH_SCLK
DDRIO97PB1	C9	USER_FLASH_MOSI
DDRIO98NB1	C10	USER_FLASH_MISO
DDRIO99NB1	C10	PGOOD_P1V3
DDRIO99PB1	C9	PGOOD_P1V2


IC1C
M2GL090T-FGG676I


BA

MSIO1NPB2	D25	CRT-GPIO.PWRBTN_N
MSIO1NPB2	D26	CRT-GPIO.PRST_N
MSIO2NPB2	D26	OSC_25MHz
MSIO2NPB2	D25	
MSIO2NPB2	D26	OSC_40MHz
MSIO53PB2/CCC_NE1_CLK11	D24	FMC-FPGA12C.SCL
MSIO53PB2/CCC_NE1_CLK11	D25	FMC-FPGA12C.SDA
MSIO54PB2/GB10/VCC_SEO_CLK1	D23	MON-GPIO.PWR_FAIL
MSIO54PB2/GB10/VCC_SEO_CLK1	D24	MON-GPIO12C.SCL
MSIO55PB2/GB14/VCC_SEI_CLK1	D22	MON-GPIO12C.SDA
MSIO55PB2/GB14/VCC_SEI_CLK1	D23	MON-GPIO.P100
MSIO56PB2	D24	MON-GPIO.P101
MSIO57PB2	D25	MON-GPIO.P102
MSIO57PB2	D24	MON-GPIO.P100
MSIO58NPB2	D25	MON-GPIO.F101
MSIO58NPB2	D23	SYSEN_N
MSIO59NPB2		
MSIO60NPB2	D22	MON-GPIO.P1.PRES0
MSIO60NPB2	D22	MON-GPIO.P1.PRES1
MSIO61NPB2	D20	BACKPLANE12C.SCL
MSIO61NPB2	D20	BACKPLANE12C.SDA



SPI Flash



Project/Equipment		DI/OT	
Document	DI/OT Rad-tol System Board FPGA I/O Banks B1, B2	Designer	C. Gentsos
BE/CO		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	FPGA_Banks_1_2_SchDoc
 European Organization for Nuclear Research CH-1211, Genève 23 - Switzerland		Print Date	16/11/2020 16:33:32
		Sheet 7 of 17	
		EDA-XXXXX-VX-X	
		A3	Rev *

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



Maybe that's nit-picking but according to the datasheet, VCCB must be ramped-up with or after VCCA. If VCCB is set to 3V3 its ramp-up will come just slightly ahead of VCCA but not by much.

Bi-directional level translators



We used to have both I/Os connected together for more drive strength but at 3.3V that might be too much: each pin can already source or sink 24mA.

At 2.5V and 1.8V, however, that quickly drops to 8mA and 4mA, respectively. For applications with low PPERIPH, the optionally-mounted 0R resistors can provide the double drive strength, if necessary.



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File Translate_2V5_to_PPERIPH.SchDoc	
		Print Date 16/11/2020 16:33:32	
		Sheet 8 of 17	
		16/11/2020	
		A3	

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

1

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.


Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

2

3

Level translators for open-drain
interfaces as described in AN10441





OD_2V5

OD_2V5

OD_3V3

OD_3V3

Project/Equipment		DI/OT	
Document		Designer	C. Gentsos
		Drawn by	C. Gentsos
		Check by	*
		Last Mod.	C. Gentsos
		File	Translate_OD_3V3_to_2V5_SchDoc
		Print Date	16/11/2020 16:33:33
		Sheet	9 of 17
		Size	A3
		Rev	*



DI/OT Rad-tol System Board

Open-drain Voltage Translators

European Organization for Nuclear Research

CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2










You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

The diff. pairs that go to each peripheral board are length-matched, excluding the clock-capable pair

The clock-capable pairs are length-matched between the different peripheral boards, instead



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2


You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>


As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



P4 Connector




P5 Connector



n_PE_CLK diff pairs will provide low-noise, high-quality clocks to the peripheral boards (2.1.7)

The DECT_RIO (A8) and DECT_BPR (D8) pins are connected to GND in the DI/OT backplane, they're not necessarily GND in other backplanes. As they're not used, they're left unconnected to improve compatibility.

P6 Connector



Project/Equipment		DI/OT	
Document		Designer: C. Gentsos	
BE/CO		Drawn by: C. Gentsos	
CERN		Check by: *	
		Last Mod: C. Gentsos	
		File: CPCL-S_Backplane_P4-P6_SchDoc	
		Print Date: 16/11/2020 16:33:36	
		Sheet: 13 of 17	
		A3	

DI/OT Rad-tol System Board
CPCL-S Backplane (2/2)

EDA-XXXXX-VX-X


Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.




VREF is unused




Only _P pins are actually clock-compatible on the FPGA

nanofIP JTAG TRST_N


CAREFUL: Vadj is fixed at 2.5V



Subcomponent order matches the pinout tables in the VITA 57.1 specifications.



Mounting holes



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File FMC_SchDoc	
		Print Date 16/11/2020 16:33:36	
		Sheet 14 of 17	
		A3	

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>




As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.



FPGA JTAG header



FPGA JTAG selector

FMC JTAG header




Don't confuse this with the nanoFIP JTAG, this is just to provide an easily accessible JTAG connector to program the FMC card

In the Igloo2 evaluation board they use HTST-105-01-L-DV-A but there doesn't seem to be any difference.



Select between connecting the FPGA JTAG interface to the header or the nanoFIP interface for remote programming



Project/Equipment		DI/OT	
Document		Designer C. Gentsos	
BE/CO		Drawn by C. Gentsos	
CERN		Check by *	
		Last Mod. C. Gentsos	
		File JTAG_SchDoc	
		Print Date 16/11/2020 16:33:37	
		Sheet 15 of 17	
		Size A3	
		Rev *	

DI/OT Rad-tol System Board
JTAG Chains

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2020.

This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-ig1>

As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

SENSE

- P12V0+
- P12V0-
- P1V2+
- P1V2-
- P3V3+
- P3V3-
- PPERIPH+
- PPERIPH-

SENSE


MONIMOD-12C

TEMP_LDO






TEMP_FPGA

TEMP_AMB



Voltage reference






XTALS



uC running MoniMod FW



Current sense



Copyright CERN 2020.


This document describes Open Hardware and is licensed under the CERN-OHL-W v2

You may redistribute and modify this documentation and make products using it under the terms of the CERN-OHL-W v2 (<https://cern.ch/cern-ohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN-OHL-W v2 for applicable conditions.

Source location: <https://www.ohwr.org/project/diot-sb-igl>


As per CERN-OHL-W v2 section 4.1, should You produce hardware based on these sources, You must maintain the Source Location visible on the silkscreen or top copper for a DI/OT Radiation-Tolerant System Board PCB or other product you make using this documentation.

Power rail test points




Place Test Points on top layer

User LEDs




Power cycle pulse generator




▲ CPCI-S would allow using 5V for this, but we generate the 3.3V to lower the gate voltage of the output MOSFET, containing its TID-induced V_{th} drift.


Board version encoding and ID




25MHz oscillator




40MHz oscillator




Expansion pin header




Temp sensors




ESD Protection



Chassis-GND connection




Front panel
mounting holes



Fiducials



Project/Equipment		DU/OT	
Document	Designer C. Gentsos Drawn By C. Gentsos Checked by + Last Mod. C. Gentsos File Top_Misc.SchDoc Print Date 16/11/2020 16:33:38		
BE/CO	28/08/2020 13/11/2020 Sheet 17 of 17		
	European Organization for Nuclear Research CH-1211 Geneva 23, Switzerland EDA-XXXXXX-VX-X A3		