Vadj should be enabled at all times for the FPGA
Note that 1st and 3rd source advise against floating VCCO, only second source explicitly states that VCCO should be powered at all times to reduce risk of ESD damaging the part. If we just enable Vadj for VCCO and switch supply for FMC it should be enough. IO banks don't draw much current when not in use.