Skip to content

DIOT Kintex Ultrascale-based Peripheral Board FMC Carrier
DIOT Kintex Ultrascale-based Peripheral Board FMC Carrier
Commit 76b5f47a authored by Paweł's avatar Paweł
Browse files
Options

Ready for second round of reviews.

parent 82db4a18
Hide whitespace changes
Inline Side-by-side
Showing with 66 additions and 67 deletions
hw/DIOT_FMC_Carrier.PrjPcb
View file @ 76b5f47a
......@@ -12,8 +12,8 @@ SeparateFolders=0
TemplateLocationPath=D:\OneDrive\Praca\Creotech\DIOT_FMC_Carrier\diot-fmc-carrier\
PinSwapBy_Netlabel=1
PinSwapBy_Pin=0
AllowPortNetNames=1
AllowSheetEntryNetNames=1
AllowPortNetNames=0
AllowSheetEntryNetNames=0
AppendSheetNumberToLocalNets=0
NetlistSinglePinNets=0
DefaultConfiguration=Sources
......@@ -570,48 +570,45 @@ UniqueID=231A7A12-FEA5-48F6-8C7F-4BD65EAA0C8D
Description=Default
AllowFabrication=0
ParameterCount=0
VariationCount=17
Variation1=Designator=OSC1|UniqueId=\VLUYHLUE\JUQNNJVJ|Kind=1|AlternatePart=
Variation2=Designator=R?|UniqueId=\GFOHFJVK\OCHAFWMT|Kind=1|AlternatePart=
Variation3=Designator=R160|UniqueId=\GFOHFJVK\GVOCJWGI|Kind=1|AlternatePart=
Variation4=Designator=R162|UniqueId=\GFOHFJVK\TKXKRTHF|Kind=1|AlternatePart=
Variation5=Designator=R163|UniqueId=\GFOHFJVK\WACCEFDR|Kind=1|AlternatePart=
Variation6=Designator=R161|UniqueId=\GFOHFJVK\XDPRUDMR|Kind=1|AlternatePart=
Variation7=Designator=R472|UniqueId=\UNEWQUDG\RIMKRDXV|Kind=1|AlternatePart=
Variation8=Designator=C44|UniqueId=\MBBRNHXI\KLGYBYXT|Kind=1|AlternatePart=
Variation9=Designator=C45|UniqueId=\MBBRNHXI\MKKQVIGF|Kind=1|AlternatePart=
Variation10=Designator=C48|UniqueId=\MBBRNHXI\FXCONXVT|Kind=1|AlternatePart=
Variation11=Designator=C49|UniqueId=\MBBRNHXI\DWWYGFUM|Kind=1|AlternatePart=
Variation12=Designator=R90|UniqueId=\NAPFBUSS\JEPRWQDE|Kind=1|AlternatePart=
Variation13=Designator=R257|UniqueId=\VLUYHLUE\ADHBDHXH|Kind=1|AlternatePart=
Variation14=Designator=R105|UniqueId=\VLUYHLUE\MMKXOOOS|Kind=1|AlternatePart=
Variation15=Designator=R81|UniqueId=\AQBRIKFL\YKBDLQYJ|Kind=1|AlternatePart=
Variation16=Designator=R83|UniqueId=\AQBRIKFL\VHSDRKWQ|Kind=1|AlternatePart=
Variation17=Designator=R58|UniqueId=\GFOHFJVK\KKXHXDJF|Kind=1|AlternatePart=
VariationCount=18
Variation1=Designator=R49|UniqueId=\GFOHFJVK\OCHAFWMT|Kind=1|AlternatePart=
Variation2=Designator=R52|UniqueId=\GFOHFJVK\GVOCJWGI|Kind=1|AlternatePart=
Variation3=Designator=R54|UniqueId=\GFOHFJVK\TKXKRTHF|Kind=1|AlternatePart=
Variation4=Designator=R55|UniqueId=\GFOHFJVK\WACCEFDR|Kind=1|AlternatePart=
Variation5=Designator=R53|UniqueId=\GFOHFJVK\XDPRUDMR|Kind=1|AlternatePart=
Variation6=Designator=R117|UniqueId=\UNEWQUDG\RIMKRDXV|Kind=1|AlternatePart=
Variation7=Designator=C44|UniqueId=\MBBRNHXI\KLGYBYXT|Kind=1|AlternatePart=
Variation8=Designator=C45|UniqueId=\MBBRNHXI\MKKQVIGF|Kind=1|AlternatePart=
Variation9=Designator=C48|UniqueId=\MBBRNHXI\FXCONXVT|Kind=1|AlternatePart=
Variation10=Designator=C49|UniqueId=\MBBRNHXI\DWWYGFUM|Kind=1|AlternatePart=
Variation11=Designator=R122|UniqueId=\NAPFBUSS\JEPRWQDE|Kind=1|AlternatePart=
Variation12=Designator=R166|UniqueId=\VLUYHLUE\ADHBDHXH|Kind=1|AlternatePart=
Variation13=Designator=R170|UniqueId=\VLUYHLUE\MMKXOOOS|Kind=1|AlternatePart=
Variation14=Designator=R131|UniqueId=\AQBRIKFL\YKBDLQYJ|Kind=1|AlternatePart=
Variation15=Designator=R135|UniqueId=\AQBRIKFL\VHSDRKWQ|Kind=1|AlternatePart=
Variation16=Designator=R80|UniqueId=\GFOHFJVK\KKXHXDJF|Kind=1|AlternatePart=
Variation17=Designator=R57|UniqueId=\GFOHFJVK\EIYFJCRW|Kind=1|AlternatePart=
Variation18=Designator=R84|UniqueId=\GFOHFJVK\EULKCNEH|Kind=1|AlternatePart=
ParamVariationCount=0
[GeneratedDocument1]
DocumentPath=Project Outputs for DIOT_FMC_Carrier\Move Component(s) Origin To Grid - DIOT_FMC_Carrier.html
DItemRevisionGUID=
[Parameter1]
Name=Version
Value=1.0
Name=Check_by
Value=B.Szkoda;GK;G.Daniluk
[Parameter2]
Name=Project1
Value=DI/OT FMC Carrier
Name=Check_date
Value=07.10.2020
[Parameter3]
Name=Num_sheets
Value=16
Name=Company_Name
Value=Creotech Instruments SA
[Parameter4]
Name=EDA_Num
Value=EDA-xxxx
Name=Create_date
Value=20.07.2020
[Parameter5]
Name=Drawn_by
Name=Designer1
Value=P. Kulik
[Parameter6]
......@@ -619,24 +616,24 @@ Name=DivGroup
Value=BE-CO
[Parameter7]
Name=Designer1
Name=Drawn_by
Value=P. Kulik
[Parameter8]
Name=Create_date
Value=20.07.2020
Name=EDA_Num
Value=EDA-xxxx
[Parameter9]
Name=Company_Name
Value=Creotech Instruments SA
Name=Num_sheets
Value=16
[Parameter10]
Name=Check_date
Value=07.10.2020
Name=Project1
Value=DI/OT FMC Carrier
[Parameter11]
Name=Check_by
Value=B.Szkoda;GK;G.Daniluk
Name=Version
Value=1.0
[Configuration1]
Name=Sources
......@@ -1410,33 +1407,33 @@ Type3=2
Type4=1
Type5=2
Type6=2
Type7=1
Type7=0
Type8=1
Type9=1
Type10=1
Type11=2
Type12=2
Type13=2
Type12=0
Type13=0
Type14=1
Type15=1
Type16=1
Type17=1
Type18=1
Type19=1
Type20=1
Type21=1
Type22=1
Type23=1
Type20=0
Type21=0
Type22=0
Type23=0
Type24=1
Type25=2
Type26=2
Type26=0
Type27=2
Type28=1
Type29=1
Type30=1
Type31=1
Type32=2
Type33=2
Type33=0
Type34=2
Type35=1
Type36=2
......@@ -1447,15 +1444,15 @@ Type40=0
Type41=0
Type42=2
Type43=1
Type44=1
Type45=2
Type46=1
Type47=2
Type48=2
Type49=1
Type44=0
Type45=0
Type46=0
Type47=0
Type48=0
Type49=0
Type50=2
Type51=1
Type52=1
Type51=0
Type52=0
Type53=1
Type54=1
Type55=1
......@@ -1463,10 +1460,10 @@ Type56=2
Type57=1
Type58=1
Type59=2
Type60=1
Type61=2
Type62=2
Type63=1
Type60=0
Type61=0
Type62=0
Type63=0
Type64=0
Type65=2
Type66=3
......@@ -1504,7 +1501,7 @@ Type97=2
Type98=0
Type99=1
Type100=2
Type101=1
Type101=0
Type102=2
Type103=2
Type104=1
......
hw/sch/CPCIS_Connectors_P1_P4_P6.Harness
View file @ 76b5f47a
BP_Conn=LVDS_P[0..14],LVDS_N[0..14],SHARED_BUS_[0..4],GA[0..3]
BP_RTM=IO_P[0..22],IO_N[0..22],SHARED_BUS[0..7]
BP_RTM=IO[0..33],SHARED_BUS[0..7]
CLK_DIFF=CLK_P,CLK_N
I2C=SDA,SCL
JTAG5=TCK,TDI,TDO,TMS,TRSTn
......
hw/sch/Clocks.SchDoc
View file @ 76b5f47a
No preview for this file type
hw/sch/DDR4_SODIMM.Harness
View file @ 76b5f47a
DDR4_x64=CB[7..0],DQ[63..0],DM[8..0],DQS_P[8..0],DQS_N[8..0],A[16..0],CK_P[1..0],CK_N[1..0],CKE[1..0],RST_N,ACT_N,PAR,CS_N[3..0],ODT[1..0],BA[1..0],BG[1..0],ALERT_N,EVENT_n,{I2C:I2C}
I2C=SCL,SDA
hw/sch/FPGA_Bank_44_64_65.Harness
View file @ 76b5f47a
BP_Conn=GA[0..3],LVDS_P[0..14],LVDS_N[0..14],SHARED_BUS_[0..4]
BP_RTM=IO_P[0..22],IO_N[0..22],SHARED_BUS[0..7]
BP_RTM=IO[0..33],SHARED_BUS[0..7]
CDR_PLL_CTRL=Helper_DCXO_OE,Helper_DCXO_SCL,Helper_DCXO_SDA,Main_DCXO_OE,Main_DCXO_SCL,Main_DCXO_SDA
CLK_DIFF=CLK_P,CLK_N
I2C=SDA,SCL
DDR4_x64={I2C:I2C},A[16..0],ACT_N,ALERT_N,BA[1..0],BG[1..0],CB[7..0],CK_N[1..0],CK_P[1..0],CKE[1..0],CS_N[3..0],DM[8..0],DQ[63..0],DQS_N[8..0],DQS_P[8..0],EVENT_n,ODT[1..0],PAR,RST_N
I2C=SCL,SDA
hw/sch/Sensors.SchDoc
View file @ 76b5f47a
No preview for this file type
hw/sch/USB_Quad.SchDoc
View file @ 76b5f47a
No preview for this file type
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment