Skip to content

DIOT Monitoring Module
DIOT Monitoring Module
Commit de74cd90 authored by Adam Wujek's avatar Adam Wujek
Browse files
Options

bootloader/atmel_start: use external oscillator 

Signed-off-by: 's avatarAdam Wujek <dev_public@wujek.eu>
parent 45676f89
Pipeline #3700 passed with stage
    in 48 seconds
    Hide whitespace changes
    Inline Side-by-side
    Showing with 10 additions and 10 deletions
    bootloader/atmel_start_prj/atmel_start_config.atstart
    View file @ de74cd90
    ......@@ -99,7 +99,7 @@ drivers:
    gclk_gen_0_oscillator: Digital Frequency Locked Loop (DFLL48M)
    gclk_gen_1_div: 256
    gclk_gen_1_div_sel: false
    gclk_gen_1_oscillator: 8MHz Internal Oscillator (OSC8M)
    gclk_gen_1_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
    gclk_gen_2_div: 1
    gclk_gen_2_div_sel: false
    gclk_gen_2_oscillator: Digital Frequency Locked Loop (DFLL48M)
    ......@@ -506,9 +506,9 @@ drivers:
    enable_dfll48m: true
    enable_fdpll96m: false
    enable_osc32k: false
    enable_osc8m: true
    enable_osc8m: false
    enable_osculp32k: false
    enable_xosc: false
    enable_xosc: true
    enable_xosc32k: false
    fdpll96m_arch_enable: false
    fdpll96m_arch_lbypass: true
    ......@@ -528,7 +528,7 @@ drivers:
    osc32k_arch_startup: 3 Clock Cycles (92us)
    osc32k_arch_wrtlock: false
    osc8m_arch_calib: 0
    osc8m_arch_enable: true
    osc8m_arch_enable: false
    osc8m_arch_ondemand: true
    osc8m_arch_overwrite_calibration: false
    osc8m_arch_runstdby: true
    ......@@ -546,7 +546,7 @@ drivers:
    xosc32k_arch_wrtlock: false
    xosc32k_arch_xtalen: true
    xosc_arch_ampgc: true
    xosc_arch_enable: false
    xosc_arch_enable: true
    xosc_arch_gain: 8Mhz
    xosc_arch_ondemand: false
    xosc_arch_runstdby: true
    ......
    bootloader/atmel_start_prj/config/hpl_gclk_config.h
    View file @ de74cd90
    ......@@ -142,7 +142,7 @@
    // <i> This defines the clock source for generic clock generator 1
    // <id> gclk_gen_1_oscillator
    #ifndef CONF_GCLK_GEN_1_SRC
    #define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_OSC8M
    #define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_XOSC
    #endif
    // </h>
    ......
    bootloader/atmel_start_prj/config/hpl_sysctrl_config.h
    View file @ de74cd90
    ......@@ -46,7 +46,7 @@
    // <i> Indicates whether configuration for OSC8M is enabled or not
    // <id> enable_osc8m
    #ifndef CONF_OSC8M_CONFIG
    #define CONF_OSC8M_CONFIG 1
    #define CONF_OSC8M_CONFIG 0
    #endif
    // <h> 8MHz Internal Oscillator (OSC8M) Control
    ......@@ -54,7 +54,7 @@
    // <i> Indicates whether Internal 8 Mhz Oscillator is enabled or not
    // <id> osc8m_arch_enable
    #ifndef CONF_OSC8M_ENABLE
    #define CONF_OSC8M_ENABLE 1
    #define CONF_OSC8M_ENABLE 0
    #endif
    // <q> On Demand Control
    ......@@ -284,7 +284,7 @@
    // <i> Indicates whether configuration for External Multipurpose Osc is enabled or not
    // <id> enable_xosc
    #ifndef CONF_XOSC_CONFIG
    #define CONF_XOSC_CONFIG 0
    #define CONF_XOSC_CONFIG 1
    #endif
    // <o> Frequency <400000-32000000>
    ......@@ -299,7 +299,7 @@
    // <i> Indicates whether External Multipurpose Oscillator is enabled or not
    // <id> xosc_arch_enable
    #ifndef CONF_XOSC_ENABLE
    #define CONF_XOSC_ENABLE 0
    #define CONF_XOSC_ENABLE 1
    #endif
    // <q> On Demand
    ......
    Markdown is supported
    0% or
    You are about to add 0 people to the discussion. Proceed with caution.
    Finish editing this message first!
    Please register or to comment