sim: auto-include ddr3 model when simulating

bb5b8f75 · Dimitris Lampridis · 405ce250 · bb5b8f75
Commit bb5b8f75 authored Dec 13, 2018 by Dimitris Lampridis
Hide whitespace changes
Inline Side-by-side

Showing with 3 additions and 0 deletions

Manifest.py hdl/Manifest.py +3 -0

No files found.
--- a/hdl/Manifest.py
+++ b/hdl/Manifest.py
@@ -3,3 +3,6 @@ modules = {
        "rtl",
    ],
 }
+
+if action == "simulation":
+    modules["local"].append("sim/micron_ddr3_bfm")