Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
C
Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 1
    • Issues 1
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
  • Wiki
  • Home

Home

Last edited by Guanghua Gong Sep 28, 2020
Page history

Cute-WR-DP

(Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports)

Since the quite old Spartan-6 FPGA is used on Cute-WR-DP; the Cute-WR-A7 replaces the FPGA with much newer Artix 7 family.

Introduction

The Cute-WR-DP is the enhanced version of Cute-WR with dual WR ports.

There are three operation modes for Cute-WR-DP.

  1. Normal mode (Cute-WR-DP-NM)
    • In Normal mode, Cute-WR-DP acts as a normal WR node with one SFP port (SFP0).
  2. Cascade mode (Cute-WR-DP-CM)
    • In CM mode, two ports act as one down-link (SFP1) and one up-link (SFP0) to support cascade topology. Two ports also support a simple switch function for normal Ethernet packets.
  3. Parallel mode (Cute-WR-DP-PM)
    • In PM mode both ports act as down-link port connect to different WRS, provide redundancy to improve the reliability for safety related applications. The current firmware doesn't support this function.

Hardware

Block diagram

Cute-WR-DP

Hardware Features:

  • 3.3v power supply, 1.5A
  • VITA57 FMC mezzanine
  • Two WR compatible SFP sockets
  • Spartan 6 (XC6SLX45T-4CSG324C)
  • 32MBit SPI FLASH (M25P32-VMF6P)
  • 64Kbit I2C EEPROM (24AA64T-I/MC)
  • FMC LPC interface following the VITA standard
  • JTAG connector
  • USB-UART port
  • External CLK reference (work in master mode)
  • Adjustable CLK output (optional)
  • 2 USER IO on front panel, LEMO interface
  • 2 front panel LEDs

Firmware


The firmware is based on WRPC with modified code in the LM32 softcore.
The additional resource cost to support Dual Port is less than twice that of a single port.


Project information

  • Production Documentation
  • Normal Mode (Cute-WR-DP-NM)
    • Latest Firmware (bit file, flash file)
    • Previous firmware version
    • Firmware Source code, branch hm-cute. Project directory syn/cute_ref_design/
    • LM32 software code, branch hm-cute.
  • Cascaded Mode (Cute-WR-DP-CM)
    • Latest Firmware (bit file, flash file)
    • Previous Firmware
    • Firmware Source code, branch hm-cute-dp. Project directory syn/cute_dp_ref_design/
    • LM32 software code, branch hm-cute-dp.
    • Follow the instructions to run the cascaded WR demo project.
  • Parallel mode (Cute-WR-DP-PM)
    • Not yet supported

Users list

  • Converter Control Electronics group at CERN
  • Ruke elec (a time & frequency device supplier in China)

Contacts

Commercial producers

  • Cute-WR-DP - SyncTechnology - a spinoff company from THU, China

General question about project

  • Guanghua Gong - Tsinghua University, Beijing

Status

Date Event
26-Mar-2014 Start of project. Conceptual Idea.
25-Jan-2017 Hardware verified
25-Jan-2017 Publish the simple dual port demo
04-Apr-2017 Publish the CUTEWR-DPV2.2
10-Mar-2018 20 Cute-WR-DPV2.2 produced
06-Nov-2018 Another 20 Cute-WR-DPV2.3 produced
30-Nov-2018 Release of CM mode support

30 November 2018

Clone repository
  • Cute wr dp demo
  • Documents
  • Home
  • News
  • Documents
    • Cute wr dp manual (in chinese)
    • Images
    • Published firmware
More Pages

New Wiki Page

Tip: You can specify the full path for the new file. We will automatically create any missing directories.