

SFP0_RX_N
SFP0_RX_P
SFP1_RX_N
SFP1_RX_P
SFP0_TX_N
SFP0_TX_P
SFP1_TX_N
SFP1_TX_P

SFP

SFP1_TX_Disable
SFP1_TX_LOS
SFP1_TX_Fault
SFP1_MOD_DEF0
SFP1_MOD_DEF1
SFP1_MOD_DEF2

USR_LED1
USR_LED2
EEPROM_SCL
EEPROM_SDA
PPS_OUT

SFP0_TX_Disable
SFP0_TX_LOS
SFP0_TX_Fault
SFP0_MOD_DEF0
SFP0_MOD_DEF1
SFP0_MOD_DEF2

USR_LED1
USR_LED2
EEPROM_SCL
EEPROM_SDA
GA0
GA1
ONE_WIRE
USR_BUTTON

UART_RXD
UART_TXD
SFP0_LED
SFP1_LED

User Interface

SFP0_RX_N
SFP0_RX_P
SFP1_RX_N
SFP1_RX_P
SFP0_TX_N
SFP0_TX_P
SFP1_TX_N
SFP1_TX_P
DP0_M2C_P
DP0_M2C_N
DP0_C2M_P
DP0_C2M_N
GTP
SFP1_REF_CLK_N
SFP1_REF_CLK_P
SFP0_REF_CLK_N
SFP0_REF_CLK_P

SFP1_TX_Disable
SFP1_TX_LOS
SFP1_TX_Fault
SFP1_MOD_DEF0
SFP1_MOD_DEF1
SFP1_MOD_DEF2

USR_LED1
USR_LED2
EEPROM_SCL
EEPROM_SDA
PPS_OUT

BANK1(3.3V)

SFP0_TX_Disable
SFP0_TX_LOS
SFP0_TX_Fault
SFP0_MOD_DEF0
SFP0_MOD_DEF1
SFP0_MOD_DEF2

BANK3(3.3V)

ONE_WIRE
USR_BUTTON

UART_TX
UART_RX
SFP0_LED
SFP1_LED

⚠ Watch out:
As the LVDS in BANK3 only supports input.
The LA31/LA32/LA33 only supports input!

DP0_M2C_P
DP0_M2C_N
DP0_C2M_P
DP0_C2M_N
SFP1_REF_CLK_N
SFP1_REF_CLK_P
SFP0_REF_CLK_N
SFP0_REF_CLK_P
PLLDAC_SYNC_N
PLLDAC_SCLK
PLLDAC_DIN
PLLDAC_LOAC_N
PLLDAC_CLR_N
CLK
FPGA_CLK_N
FPGA_CLK_P

Clocks

CLK

CLK

FPGA_CLK_N
FPGA_CLK_P

BANK0

CLK

CLK

FPGA_CLK_N
FPGA_CLK_P

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

DP0_M2C_P
DP0_M2C_N
DP0_C2M_P
DP0_C2M_N
SFP1_REF_CLK_N
SFP1_REF_CLK_P
SFP0_REF_CLK_N
SFP0_REF_CLK_P
PLLDAC_SYNC_N
PLLDAC_SCLK
PLLDAC_DIN
PLLDAC_LOAC_N
PLLDAC_CLR_N
CLK
FPGA_CLK_N
FPGA_CLK_P

Clocks

CLK

CLK

FPGA_CLK_N
FPGA_CLK_P

BANK0

CLK

CLK

FPGA_CLK_N
FPGA_CLK_P

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

CLK

DP0_M2C_P
DP0_M2C_N
DP0_C2M_P
DP0_C2M_N
LA00_CC_P
LA00_CC_N
LA01_CC_P
LA01_CC_N
LA02_P
LA02_N
LA03_P
LA03_N
LA04_P
LA04_N
LA05_P
LA05_N
LA06_P
LA06_N
LA07_P
LA07_N
LA08_P
LA08_N
LA09_P
LA09_N
LA10_P
LA10_N
LA11_P
LA11_N
LA12_P
LA12_N
LA13_P
LA13_N
LA14_P
LA14_N
LA15_P
LA15_N
LA16_P
LA16_N
LA17_P
LA17_N
LA18_P
LA18_N
LA19_P
LA19_N
LA20_P
LA20_N
LA21_P
LA21_N
LA22_P
LA22_N
LA23_P
LA23_N
LA24_P
LA24_N
LA25_P
LA25_N
LA26_P
LA26_N
LA27_P
LA27_N
LA28_P
LA28_N
LA29_P
LA29_N
LA30_P
LA30_N
LA31_P
LA31_N
LA32_P
LA32_N
LA33_P
LA33_N

FMC

GBTCLK0_M2C_P
GBTCLK0_M2C_N
FMC_VADJ
FMC_FPGA_TMS
FMC_FPGA_TCK
FMC_FPGA_TDO
FMC_FPGA_TDI
GA0
GA1
EEPROM_SDA
EEPROM_SCL

FMC_JTAG_EN
FMC_FPGA_TMS
FMC_FPGA_TCK
FMC_FPGA_TDO
FMC_FPGA_TDI
GA0
GA1
EEPROM_SDA
EEPROM_SCL

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

DP0_M2C_P
DP0_M2C_N
DP0_C2M_P
DP0_C2M_N
LA00_CC_P
LA00_CC_N
LA01_CC_P
LA01_CC_N
LA02_P
LA02_N
LA03_P
LA03_N
LA04_P
LA04_N
LA05_P
LA05_N
LA06_P
LA06_N
LA07_P
LA07_N
LA08_P
LA08_N
LA09_P
LA09_N
LA10_P
LA10_N
LA11_P
LA11_N
LA12_P
LA12_N
LA13_P
LA13_N
LA14_P
LA14_N
LA15_P
LA15_N
LA16_P
LA16_N
LA17_P
LA17_N
LA18_P
LA18_N
LA19_P
LA19_N
LA20_P
LA20_N
LA21_P
LA21_N
LA22_P
LA22_N
LA23_P
LA23_N
LA24_P
LA24_N
LA25_P
LA25_N
LA26_P
LA26_N
LA27_P
LA27_N
LA28_P
LA28_N
LA29_P
LA29_N
LA30_P
LA30_N
LA31_P
LA31_N
LA32_P
LA32_N
LA33_P
LA33_N

FMC

GBTCLK0_M2C_P
GBTCLK0_M2C_N
FMC_VADJ
FMC_FPGA_TMS
FMC_FPGA_TCK
FMC_FPGA_TDO
FMC_FPGA_TDI
GA0
GA1
EEPROM_SDA
EEPROM_SCL

FMC_JTAG_EN
FMC_FPGA_TMS
FMC_FPGA_TCK
FMC_FPGA_TDO
FMC_FPGA_TDI
GA0
GA1
EEPROM_SDA
EEPROM_SCL

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

08-FPGA_Power.SchDoc

09-Power.SchDoc

FMC_FPGA_TDI
FMC_FPGA_TDO
FMC_FPGA_TCK
FMC_FPGA_TMS
FMC_JTAG_EN
FPGA_CCLK
FPGA_DIN
FPGA_MOSI
FPGA_CS0_B

FPGA Config

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP

Size: A4 Number:14.

Date: 2017/02/14


File: 00cutewr_dp.SchDoc

TSINGHUA

hongming

lihm09@foxmail.com





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA	
Size: A4	Number: 1.	Revision: V2	hongming	
Date: 2017/02/14		13	lihm09@foxmail.com	
File: 01-Clocks.SchDoc				




▲ Bank 0 Supports differential output

VCCO_0 = 3.3V

U1A


▲ FPGA IO pulled-up during configuration



XC6SLX45T-3CSG324C

Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:2.	Revision: V2		
Date: 2017/02/14		13		
File: 02-FPGA_bank0.SchDoc				

Bank 1 DOESNT Supports differential output

VCCO_1 = 3.3V


UIB



XC6SLX45T-3CSG324C

Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:3,	Revision: V2		
Date: 2017/02/14		13		
File: 03-FPGA_bank1.SchDoc				

VCCO_2 = 3.3V


U1C

BANK 2



FPGA configuration modes:
1) Master SPI (default mode)
M0=high
M1=low
M1 = '0'

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.


Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:4.	Revision: V2		
Date: 2017/02/14		13		
File: 04-FPGA_bank2.SchDoc				

Bank 3 DOESN'T Supports differential output

VCCO_3 = 3.3V

UID


BANK 3




XC6SLX45T-3CSG324C

Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:5.	Revision: V2		
Date: 2017/02/14		13		
File: 05-FPGA_bank3.SchDoc				




Power: GTPs power plane, and signal plane should be separated by a ground plane from any signal passing close.








The capacitor bank recommended for decoupling is described in:
Xilinx user guide Spartan-6 FPGA GTP Transceivers (ug386.pdf). Chapter 5 Board Design Guidelines.
Check Table 5-2: Recommended Minimum Decoupling for Spartan-6 FPGA GTPA1_DUAL Tiles
and Figure 5-11: Stackup for GTP Power and Signal Layers.



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:6.	Revision: V2		
Date: 2017/02/14		13		
File: 06-FPGA_GTP.SchDoc				




Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			<i>TSINGHUA</i> <i>hongming</i> <i>lih09@foxmail.com</i>
Size: A4	Number: 7.	Revision: V2	
Date: 2017/02/14	13		
File: 07-FPGA_Config.SchDoc			





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP

Size: A4

Number: 8

Revision: V3

Date: 2017/02/14

13

File: 08-FPGA_Power.SchDoc

TSINGHUA

hongming


lihm09@foxmail.com






$$V_{out} = 0.8V * (R1 + R2) / R2$$

$$1.5 = 0.8 * (150K + 130K) / 150K$$

The CUTE-WR can be powered either from FMC or Power Jack



4-pole LC filter. It supplies clean 3.3V for clock distribution circuit



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP

Size: A4 Number:9.

Date: 2017/02/14







File: 09-Power.SchDoc

TSINGHUA

hongming

lihm09@foxmail.com





Title CUTEWR-DP

Size: A4

Number:10.

Revision: V2

Date: 2017/02/14

13





File: 10-SFP.SchDoc

TSINGHUA

hongming


lihm09@foxmail.com





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



NB: the LVDS pairs must have a differential impedance of 100 ohm (+/-10%) and be routed with no skew between the P and the N lines. The skew between the various LA pairs should be kept as low as possible (<200ps).

Title CUTEWR-DP

Size: A4 Number:11.

Revision: V2

Date: 2017/02/14

13






File: 11-FMC_Connector.SchDoc

TSINGHUA

hongming


lihm09@foxmail.com





Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number: 13.	Revision: V2		
Date: 2017/02/14		13		
File: 13-User Interface.SchDoc				

