






Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number: 10.	Revision: V2		
Date: 2017/02/14		14		
File: 10-SFP.SchDoc				



Title CUTEWR-DP

Size: A4 Number:11.

Revision: V2

Date: 2017/02/14

14



File: 11-FMC_Connector.SchDoc


TSINGHUA


hongming


lihm09@foxmail.com






Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:12.	Revision: V2		
Date: 2017/02/14		14		
File: 12-Pmod_Connector.SchDoc				



Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:13.	Revision: V2		
Date: 2017/02/14		14		
File: 13-User_Interface.SchDoc				



Title CUTEWR-DP

Size: A4 Number: 1.

Revision: V2

Date: 2017/02/14

14

File: 1-Clocks.SchDoc


TSINGHUA


hongming

lihm09@foxmail.com



Bank 0 Supports differential output




Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:2.	Revision: V2		
Date: 2017/02/14		14		
File: 2-FPGA_bank0.SchDoc				


Bank 1 DOESN'T Supports differential output

U1B


BANK 1



XC6SLX45T-3CSG324C

Title CUTEWR-DP			TSINGHUA		
Size: A4	Number:3,	Revision: V2	hongming		
Date: 2017/02/14		14	lihm09@foxmail.com		
File: 3-FPGA_bank1.SchDoc					

UIC



XC6SLX45T-3CSG324C

Title CUTEWR-DP

Size: A4

Number:4.

Revision: V2

Date: 2017/02/14

14

File: 4-FPGA_bank2.SchDoc

TSINGHUA

hongming


lihm09@foxmail.com




Bank 3 DOESN'T Supports differential output


UID

BANK 3




XC6SLX45T-3CSG324C

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:5.	Revision: V2		
Date: 2017/02/14		14		
File: 5-FPGA_bank3.SchDoc				



Power: GTPs power plane, and signal plane should be separated by a ground plane from any signal passing close.

The capacitor bank recommended for decoupling is described in:
Xilinx user guide Spartan-6 FPGA GTP Transceivers (ug386.pdf). Chapter 5 Board Design Guidelines.
Check Table 5-2: Recommended Minimum Decoupling for Spartan-6 FPGA GTPA1_DUAL Tiles
and Figure 5-11: Stackup for GTP Power and Signal Layers.



Title CUTEWDR-DP

Size: A4 Number: 6.

Date: 2017/02/14

File: 6-FPGA_GTP.SchDoc

Revision: V2




14

TSINGHUA

hongming


lihm09@foxmail.com





When CS_n is high, Q will stay high impedance





CCLK Termination. See Spartan6 FPGA Configuration User Guide P52





Title CUTEWR-DP
Size: A4 Number:7 Revision: V2
Date: 2017/02/14
File: 7-FPGA_Config.SchDoc

TSINGHUA
hongming
lihm09@foxmail.com









Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:8.	Revision: V3		
Date: 2017/02/14		14		
File: 8-FPGA_Power.SchDoc				



The CUTE-WR can be powered either from FMC or Power Jack



4-pole LC filter. It supplies clean 3.3V for clock distribution circuit





$$V_{out} = 0.8V * (R1 + R2) / R2$$


$$1.5 = 0.8 * (150K + 130K) / 150K$$

When VCC out is 5V do not mount R13


$$V_{out} = 0.5V * (R4 + R5 + R6) / R6$$



Title CUTEWR-DP			TSINGHUA	
Size: A4	Number: 9.	Revision: V2	hongming	
Date: 2017/02/14		14	lihm09@foxmail.com	
File: 9-Power.SchDoc				



Watch out:
As the LVDS in BANK3 only supports input.
The LA31/LA32/LA33 only supports input!

Title CUTEWR-DP			TSINGHUA hongming lihm09@foxmail.com	
Size: A4	Number:0.	Revision: V2		
Date: 2017/02/14	14			
File: cutewr_dp.SchDoc				



