Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL RS485
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
2
Issues
2
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL RS485
Issues
Open
2
Closed
40
All
42
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
PCB version resistors have incorrect mounted property
#1
· opened
Apr 17, 2018
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
PCB layout D-Sub9 RTM
#2
· opened
Mar 08, 2018
by
Denia Bouhired-Ferrag
bug
CLOSED
1
updated
Feb 12, 2019
Layout: Designators for some resistors use a C prefix
#3
· opened
Dec 13, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
HW: Termination on i/p and o/p RS485 pairs
#4
· opened
Dec 13, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
2
updated
Feb 12, 2019
HW: Layout of TPS5431 buck converter IC77
#5
· opened
Nov 22, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
HW: TTL input pulse is stretched by hw before arriving to FPGA
#6
· opened
Nov 22, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
2
updated
Feb 12, 2019
Pull-down resistors required on rear LED lines
#7
· opened
Oct 06, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
3
updated
Feb 12, 2019
Unnecessary pull-up resisors on flash chip
#8
· opened
Oct 06, 2017
by
Denia Bouhired-Ferrag
bug
CLOSED
1
updated
Feb 12, 2019
EOL of flash chip
#9
· opened
Oct 06, 2017
by
Denia Bouhired-Ferrag
support
CLOSED
1
updated
Feb 12, 2019
Signal flow on rs485 input circuit
#10
· opened
Oct 05, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Re-locate some circuits to correct sheet
#11
· opened
Oct 05, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
VME P1 connector loop back wire
#12
· opened
Oct 05, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
1
updated
Feb 12, 2019
Strong pull-ups used
#13
· opened
Oct 05, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Flash chip is EOL
#14
· opened
Sep 22, 2017
by
Denia Bouhired-Ferrag
support
CLOSED
2
updated
Feb 12, 2019
Front panel pulse LED leads too long
#15
· opened
Sep 20, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Pulldown resistors on FPGA TTL outputs before buffers
#16
· opened
Sep 15, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
1
updated
Feb 12, 2019
Add PCB version number in HW
#17
· opened
Sep 15, 2017
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Use negative logic for Front panel LEDs
#18
· opened
Apr 27, 2016
by
Denia Bouhired-Ferrag
feature
CLOSED
2
updated
Feb 12, 2019
Use multi-channel feature on Altium to avoid circuit schematics repetition
#19
· opened
Apr 26, 2016
by
Denia Bouhired-Ferrag
feature
CLOSED
0
updated
Feb 12, 2019
Close outstanding issues
#20
· opened
Apr 26, 2016
by
Denia Bouhired-Ferrag
support
0
updated
Feb 12, 2019
Prev
1
2
3
Next