




U_FrontPanelLeds
FrontPanelLeds.SchDoc




U_JTAG&Button
JTAG&Button.SchDoc



U_FrontTTL
FrontTTL.SchDoc





U_Clocks&Monitor
Clocks&Monitor.SchDoc



U_Communication
Communication.SchDoc



U_FPGAbank
FPGAbank.SchDoc



FPGA

BANKS 0 & 1
3V3

BANKS 2 & 3
3V3

U_FPGAps
FPGAps.SchDoc




FPGA_RS485_OE
FPGA_OE

FPGA_TRIG_RS485_1
FPGA_TRIG_RS485_2
FPGA_TRIG_RS485_3
FPGA_TRIG_RS485_4
FPGA_TRIG_RS485_5
FPGA_TRIG_RS485_6


FPGA_RS485_INA_TTL_1
FPGA_RS485_INA_TTL_2
FPGA_RS485_INA_TTL_3
FPGA_RS485_INA_TTL_4
FPGA_RS485_INA_TTL_5
FPGA_RS485_INA_TTL_6
FPGA_RS485_INB_TTL_1
FPGA_RS485_INB_TTL_2
FPGA_RS485_INB_TTL_3
FPGA_RS485_INB_TTL_4
FPGA_RS485_INB_TTL_5
FPGA_RS485_INB_TTL_6

M_RST
RST_N


U_Output RS485
Output RS485.SchDoc

















U_Input RS485
Input RS485.SchDoc



U_VME64sConn
VME64sConn.SchDoc








Volatges are:

*** FPGA	
VCC0_0	3V3
VCC0_1	3V3
VCC0_2	3V3
VCC0_3	3V3
VCCAUX	3V3
VCCint	1V2
*** PROM	
VCCAUX	3V3

Test points



B1	P3V3_VME
B2	P1V2
B3	P3V3
B4	P1V2_VME







DAC Vih = 2V so it accepts 2.5V CMOS signal
DAC output range: 0V to 2.5V

DAC Vih = 2V so it accepts 2.5V CMOS signal
DAC output range: 0V to 2.5V







Control voltage is +1.5V+1V.
Min. pull range is ±10 ppm for +1V.
Positive slope (Positive voltage for positive frequency shift).


CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.
Input = 25 MHz
Output = 125 MHz






Utility Bus Signal: see page 199
ANSI/VITA 1-1994


Output configurations in page 230
ACFAIL_N Open collector
SYSEFAIL_N Open collector
SYSRESET_N Open collector
SYSCLK Totem-pole

















The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".








Dialight model	
Green	551-1307F 2.5V@ 4.7mA
Red	551-1107F 1.9V@ 6mA





ESD discharge strips (top and bottom of the card)



- FTG1
- FTG2
- FTG3
- FTG4
- FTG5
- FTG6

Project/Equipment	*
Document	BE-CO
Designer	Carlos Gil Soriano
Drawn by	Carlos Gil Soriano
Check by	EVB, MC, EG
Last Mod.	-
File	FrontPanel.edi.SchDoc
Print Date	16/05/2012 19:13:14
Sheet	8 of 13
EDA-XXXXX-VX-X	A3 1



Extra functionality: DETECTION OF LOW DIFFERENTIAL SIGNAL.


This extra feature can be used to monitor whether the input link is alive. Having not enough differential signal can be interpreted in several ways:








- We are experiencing a lot of attenuation in the link
- Cable is not connected
- DC supression device, such a transformer, has been connected in the link.

HOW TO IMPLEMENT


First, a glance to the SN65HVD3088ED shows that the input differential thresholds V_{+in} and V_{-in} are both negative. By connecting receivers with the differential pins swapped we can define a voltage range between $[-V_{-in}, V_{-in}]$ in which a fault detection can be issued by ANDing the R pins of the two receivers (this will be internally done in the FPGA).

Further information can be found in Texas Instruments technical document sly257.








Every SN65HVD3088ED can drive up to 256 nodes



Project/Equipment				
Document	BE-CO CONV-TTL-RS485 OUTPUT UNIT	Designer	Carlos Gil Soriano	
		Drawn by	Carlos Gil Soriano	
		Check by	EVB, MC, EG	
		Last Mod.	-	
		File	Output Unit RS485 SchDoc	
		Print Date	16/05/2012 19:13:14	
		Sheet	12 of 13	
		Size	A3	
		Ver	1	





European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X



Added external pullup resistors to pins TDI and TMS as recommended in Xilinx's answer response 11433. However as the JTAG TAP controller fsm is in reset always that TMS experiences two consecutive ones, we can leave it pulled up.

UG380 pg56: the four JTAG pins are internally pulled up. Hence, there's no need of external ones.



Part	Single Transistor	Part	Part	Part	Part
100	100	100	100	100	100
101	101	101	101	101	101
102	102	102	102	102	102
103	103	103	103	103	103
104	104	104	104	104	104
105	105	105	105	105	105
106	106	106	106	106	106
107	107	107	107	107	107
108	108	108	108	108	108
109	109	109	109	109	109
110	110	110	110	110	110
111	111	111	111	111	111
112	112	112	112	112	112
113	113	113	113	113	113
114	114	114	114	114	114
115	115	115	115	115	115
116	116	116	116	116	116
117	117	117	117	117	117
118	118	118	118	118	118
119	119	119	119	119	119
120	120	120	120	120	120
121	121	121	121	121	121
122	122	122	122	122	122
123	123	123	123	123	123
124	124	124	124	124	124
125	125	125	125	125	125
126	126	126	126	126	126
127	127	127	127	127	127
128	128	128	128	128	128
129	129	129	129	129	129
130	130	130	130	130	130
131	131	131	131	131	131
132	132	132	132	132	132
133	133	133	133	133	133
134	134	134	134	134	134
135	135	135	135	135	135
136	136	136	136	136	136
137	137	137	137	137	137
138	138	138	138	138	138
139	139	139	139	139	139
140	140	140	140	140	140
141	141	141	141	141	141
142	142	142	142	142	142
143	143	143	143	143	143
144	144	144	144	144	144
145	145	145	145	145	145
146	146	146	146	146	146
147	147	147	147	147	147
148	148	148	148	148	148
149	149	149	149	149	149
150	150	150	150	150	150
151	151	151	151	151	151
152	152	152	152	152	152
153	153	153	153	153	153
154	154	154	154	154	154
155	155	155	155	155	155
156	156	156	156	156	156
157	157	157	157	157	157
158	158	158	158	158	158
159	159	159	159	159	159
160	160	160	160	160	160
161	161	161	161	161	161
162	162	162	162	162	162
163	163	163	163	163	163
164	164	164	164	164	164
165	165	165	165	165	165
166	166	166	166	166	166
167	167	167	167	167	167
168	168	168	168	168	168
169	169	169	169	169	169
170	170	170	170	170	170
171	171	171	171	171	171
172	172	172	172	172	172
173	173	173	173	173	173
174	174	174	174	174	174
175	175	175	175	175	175
176	176	176	176	176	176
177	177	177	177	177	177</