



Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions


U_FrontPanelLeds
FrontPanelLeds SchDoc




U_JTAG&Button
JTAG&Button SchDoc




U_FrontTTL
FrontTTL SchDoc




U_Clocks&Monitor
Clocks&Monitor SchDoc



U_Communication
Communication SchDoc



U_FPGAbank
FPGAbank SchDoc




FPGA

BANKS 0 & 1
3V3


BANKS 2 & 3
3V3

U_VME64xConn
VME64xConn SchDoc




VME64X

U_Output RS485
Output RS485 SchDoc



U_Input RS485
Input RS485 SchDoc



Project/Equipment *

Document



CONV-TTL-RS485
TOP














European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

Designer	Carlos Gil Soriano	12/03/2012
Drawn by	Carlos Gil Soriano	21/05/2012
Check by	EVb, MC, EG	21/06/2012
Last Mod.	-	21/06/2012
File	convTTLrs485_TOP_SchDoc	

Print Date 21/06/2012 16:51:37 Sheet 1 of 13
EDA-XXXXX-VX-X A3 3

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Voltagess are:

- *** FPGA
- VCC0_0 3V3
- VCC0_1 3V3
- VCC0_2 3V3
- VCC0_3 3V3
- VCCAUX 3V3
- VCCint 1V2
- *** PROM
- VCCaux 3V3




Test points





- B1 GND P3V3_VME
- B2 GND P3V3
- B3 GND P1V2
- B4 GND P5V_VME
- B5 GND P5V



Nearby VME P2 RS485 inputs


Nearby Front Panel








▲ CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.

Input = 25 MHz
Output=125 MHz




Project/Equipment		
Document		
 BE-CO 	<h1 style="color: red;">CONV-TTL-RS485 CLOCKS</h1>	
	Designer	Carlos Gil Soriano
	Drawn by	Carlos Gil Soriano 12/03/2012
	Check by	EVIS MC, EG 21/08/2012
	Last Mod.	21/06/2012
File	Clocks&Monitor_SchDoc	
	Print Date	21/06/2012 16:51:18
		Sheet 4 of 13
European Organization for Nuclear Research CH-1211 GENEVE 23 - Switzerland		EDA-VX-X-X-VX-X 

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Utility Bus Signal: see page 199
ANSI/VITA 1-1994




Output configurations in page 230
ACFAIL_N Open collector
SYSFAIL_N Open collector
SYSRESET_N Open collector
SYSCLK Totem-pole



As each block of $BLO \times [X]_n$, where $X=L, C, R$ will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave enough between sets of signals triggered by different sources.




As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.




Project/Equipment		Designer		Drawn by	
Document		Carlos Gil Soriano		12/03/2012	
BE-CO		Check by		21/05/2012	
CERN		Last Mod.		21/06/2012	
File		VME64xConn_SchDoc		Sheet 5 of 13	
Print Date		21/06/2012 16:51:19		A3	
European Organization for Nuclear Research		CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X	


You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.













You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions









Project/Equipment		*		
Document	CONV-TTL-RS485 FRONT TTL	Designer	Carlos Gil Soriano	12/03/2012
		Drawn by	Carlos Gil Soriano	21/05/2012
		Check by	EVH, MC, EG	21/05/2012
		Last Mod.	-	21/06/2012
		File	FrontTTL_SchDoc	
		Print Date	21/06/2012 16:51:20	Sheet 7 of 13
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X		A3 3

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.


You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



HVAR model
Red H485CHDL 1.8V@2mA



ESD discharge strips (top and bottom of the card)



FTG1
FTG2
FTG3
FTG4
FTG5
FTG6

Project/Equipment *		Designer Carlos Gil Soriano	
Document		Drawn by Carlos Gil Soriano	
		Check by EVB, MC, EG	
		Last Mod. -	
		File FrontPanel.edi.SchDoc	
		Print Date 21/06/2012 16:31:21	
		Sheet 8 of 13	
		A3 3	



CONV-TTL-RS485
FRONT PANEL

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-XXXXX-VX-X

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Project/Equipment		
Document	BE-CO CONV-TTL-RS485 INPUT CHANNELS	
Designer	Carlos Gil Soriano	12/03/2012
Drawn by	Carlos Gil Soriano	21/05/2012
Check by	EVB, MC, EG	21/05/2012
Last Mod.	-	21/06/2012
File	Input RS485 SchDoc	9 of 13
Print Date	21/06/2012 16:51:21	Sheet
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X
A3		3

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Extra functionality: DETECTION OF LOW DIFFERENTIAL SIGNAL.


This extra feature can be used to monitor whether the input link is alive. Having not enough differential signal can be interpreted in several ways:


- We are experiencing a lot of attenuation in the link
- Cable is not connected
- DC supression device, such a transformer, has been connected in the link.

HOW TO IMPLEMENT

First, a glance to the SN65HVD3088ED shows that the input differential thresholds V_{+in} and V_{-in} are both negative. By connecting receivers with the differential pins swapped we can define a voltage range between $[-V_{-in}, V_{-in}]$ in which a fault detection can be issued by ANDing the R pins of the two receivers (this will be internally done in the FPGA).








Further information can be found in Texas Instruments technical document sly257.



Project/Equipment				
Document	<div>BE-CO</div> <div></div> <div>CONV-TTL-RS485 INPUT UNIT</div> <div>European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland</div>	Designer	Carlos Gil Soriano	
		Drawn by	Carlos Gil Soriano	
		Check by	EVB, MC, EG	
		Last Mod.	-	
		File	Input Unit RS485 SchDoc	
		Print Date	21/06/2012 16:51:22	
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland		EDA-XXXXX-VX-X	Sheet 10 of 13	
			Rev A3 New	

Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.


You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Every SN65HVD3088ED can drive up to 256 nodes




Project/Equipment			
Document	<div>BE-CO</div> <div>CONV-TTL-RS485 OUTPUT UNIT</div> <div><div>European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland</div></div>	Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	EVB, MC, EG
		Last Mod.	-
		File	Output Unit RS485.SchDoc
		Print Date	21/06/2012 16:51:22
		Sheet	12 of 13
		Ver	A3
			3

EDA-XXXXX-VX-X


Copyright CERN 2011.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Thermometer will be used to have a FPGA unique ID




RFU switch




TTL/INV_TTL_N
This is used to determine the level of the input trigger connector

PROM MEMORY

W_N is 1 to allow writes in the memory





PROGRAM_B must be asserted low for more than 500ns




IC71
XC6SLX45T-3FGG484C
NC
U17
P13
T16


Add external pullup resistors to pins TDI and TMS as recommended in Xilinx's answer response 11433
However as the JTAG TAP controller fsm is in reset always that TMS experiences two consecutive ones, we can leave it pulled up.
UG380 pg56: the four JTAG pins are internally pulled up.
Hence, there's no need of external ones.




FPGA HEADER OUT[6..1] FPGA HEADER OUT[6..1]



FPGA HEADER IN[6..1] FPGA HEADER IN[6..1]



Project/Equipment		*	
Document	CONV-TTL-RS485 JTAG		
	Designer	Carlos Gil Soriano	12/03/2012
	Drawn by	Carlos Gil Soriano	21/05/2012
	Check by	EVb, MC, EG	21/05/2012
	Last Mod.	-	21/06/2012
	File	JTAG&Button_SchDoc	
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Print Date 21/06/2012 16:51:23	Sheet 13 of 13 A3 3
		EDA-XXXXX-VX-X	

