Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL RS485 - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL RS485 - Testing
Commits
d35dff72
Commit
d35dff72
authored
Nov 12, 2014
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl: Changed pulse LEDs for active-high logic, as implemented on V2 card
parent
f8bff072
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
pts.vhd
hdl/top/pts.vhd
+2
-2
No files found.
hdl/top/pts.vhd
View file @
d35dff72
...
...
@@ -2003,8 +2003,8 @@ end generate gen_rear_test_logic;
--============================================================================
-- Drive pulse LEDs
--============================================================================
led_front_o
<=
not
front_led_seq
when
(
pulse_led_en
=
'1'
)
else
not
front_led
(
5
downto
0
);
led_front_o
<=
front_led_seq
when
(
pulse_led_en
=
'1'
)
else
front_led
(
5
downto
0
);
led_inv_o
<=
inv_led_seq
when
(
pulse_led_en
=
'1'
)
else
tester_ctrl
when
(
tester_vcc
=
'1'
)
else
front_led
(
9
downto
6
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment