Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL RS485 - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL RS485 - Testing
Commits
33aebcad
Commit
33aebcad
authored
Nov 03, 2014
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sw: Changed test order
parent
3513bd9d
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
8 deletions
+8
-8
Makefile
pts/Makefile
+5
-5
ptsdefine.py
pts/python/ptsdefine.py
+3
-3
No files found.
pts/Makefile
View file @
33aebcad
...
...
@@ -8,7 +8,7 @@ all:
mkdir
-p
pts-conv-ttl-rs485/lib
cp
-r
shell/ pts-conv-ttl-rs485/
mv
pts-conv-ttl-rs485/shell/program pts-conv-ttl-rs485/boot
wget
-P
pts-conv-ttl-rs485/boot http://www.ohwr.org/attachments/download/364
3
/pts.bit
wget
-P
pts-conv-ttl-rs485/boot http://www.ohwr.org/attachments/download/364
4
/pts.bit
cp
python/pts.py pts-conv-ttl-rs485
cp
python/jpts.py pts-conv-ttl-rs485
cp
python/vv_pts.py pts-conv-ttl-rs485/lib/
...
...
@@ -24,10 +24,10 @@ all:
cp
python/therm_id.py
pts-conv-ttl-rs485/tests/
cp
python/ttl_pulse_switch.py
pts-conv-ttl-rs485/tests/
ln
-s
tests/
leds
.py
pts-conv-ttl-rs485/test01.py
ln
-s
tests/
dac_vcxo_pll
.py
pts-conv-ttl-rs485/test02.py
ln
-s
tests/t
herm_id
.py
pts-conv-ttl-rs485/test03.py
ln
-s
tests/
ttl_pulse_switch
.py
pts-conv-ttl-rs485/test04.py
ln
-s
tests/
dac_vcxo_pll
.py
pts-conv-ttl-rs485/test01.py
ln
-s
tests/
therm_id
.py
pts-conv-ttl-rs485/test02.py
ln
-s
tests/t
tl_pulse_switch
.py
pts-conv-ttl-rs485/test03.py
ln
-s
tests/
leds
.py
pts-conv-ttl-rs485/test04.py
clean
:
rm
-rf
pts-conv-ttl-rs485
...
...
pts/python/ptsdefine.py
View file @
33aebcad
...
...
@@ -62,9 +62,6 @@ CSR_RST_OFS = 15
# 1-Wire base address, used in therm_id.py
TEMP_1WIRE_BASE
=
0x010
# Pulse counter base address, used in ttl_pulse.py
PULSE_CNT_BASE
=
0xC00
# DAC and clock info registers and offsets, used in dac_vcxo_pll.py
PLL_DAC_BASE
=
0X020
VCXO_DAC_BASE
=
0x080
...
...
@@ -85,3 +82,6 @@ SFP_ENDPOINT_OFS = 0x000
SFP_MINIC_OFS
=
0x200
SFP_DPRAM_OFS
=
0x600
# Pulse counter base address, used in ttl_pulse.py
PULSE_CNT_BASE
=
0xc00
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment