hdl: Additions to rear test logic
The additions are: - checking the fail-safe lines before passing the input pulse to the pulse counters - adding a delay to the pulse generators, to account for hardware delay appearing on enable
Showing
Please
register
or
sign in
to comment