Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Hardware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Hardware
Commits
2d08a26c
Commit
2d08a26c
authored
Jan 27, 2015
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
doc: Updated hardware guide to v1.1
parent
6b4982a0
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
20 additions
and
5 deletions
+20
-5
cern-title.tex
doc/hwg/cern-title.tex
+1
-1
hwg-conv-ttl-blo.tex
doc/hwg/hwg-conv-ttl-blo.tex
+19
-4
No files found.
doc/hwg/cern-title.tex
View file @
2d08a26c
...
...
@@ -9,7 +9,7 @@
\noindent
\rule
{
\textwidth
}{
.1cm
}
\hfill
January 2
1
, 2015
\hfill
January 2
7
, 2015
\vspace*
{
3cm
}
...
...
doc/hwg/hwg-conv-ttl-blo.tex
View file @
2d08a26c
...
...
@@ -72,6 +72,8 @@ work, see \\
26-07-2013
&
0.2
&
Second draft
\\
21-01-2015
&
1.0
&
First release, adding blocking output max. pulse duty cycle calculation and several extra information
about the blocking output stage
\\
27-01-2015
&
1.1
&
Added (in Appendix~
\ref
{
app:blo-max-freq
}
) a specification of why the pulse period was selected as it
is in the user guide
\\
\hline
\end{tabular}
}
...
...
@@ -945,16 +947,29 @@ duty cycle divided by 10,
{
\delta
}_{
max, final
}
=
\frac
{{
\delta
}_{
max
}}{
10
}
\cong
0.005
\end{equation}
This yields to
the final minimum period stated in the CONV-TTL-BLO User Guide
\cite
{
ctb-ug
}
,
This yields to
a minimum period of
,
\begin{equation}
T
_{
min
, final
}
=
\frac
{
T
_{
pulse
}}{{
\delta
}_{
max, final
}}
=
\frac
{
1.2
{
\mu
}
s
}{
0.005
}
= 240
{
\mu
}
s
T
_{
min
}
=
\frac
{
T
_{
pulse
}}{{
\delta
}_{
max, final
}}
=
\frac
{
1.2
{
\mu
}
s
}{
0.005
}
= 240
{
\mu
}
s
\end{equation}
\noindent
and the maximum pulse frequency,
The value stated in the CONV-TTL-BLO User Guide~
\cite
{
ctb-ug
}
is 1~
$
\mu
$
s more than
this value, due to the fact that the FPGA logic~
\cite
{
ctb-hdlguide
}
contains a pulse
repeater module which enters in a rejection period after a pulse arrives at the input.
Since this logic is sampled, if there is jitter on input pulses arriving at a frequency
of 4166 Hz, which corresponds to the 1/200 duty cycle of the pulses, the logic may still
be in the rejection state counting the rejection period. This in turn may lead to a pulse
being missed and not replicated at the output. To avoid any pulses being missed, the
minimum period stated in the CONV-TTL-BLO User Guide~
\cite
{
ctb-ug
}
is,
\begin{equation}
f
_{
max, final
}
=
\frac
{
1
}{
T
_{
min, final
}}
= 4.166kHz
T
_{
min, final
}
= 241
{
\mu
}
s
\end{equation}
\noindent
and respectively, the maximum pulse frequency,
\begin{equation}
f
_{
max, final
}
=
\frac
{
1
}{
T
_{
min, final
}}
= 4150 Hz
\end{equation}
%==============================================================================
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment