- 14 Jul, 2017 2 commits
-
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
- 12 Apr, 2017 2 commits
-
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
Commented out the hack for v3 boards, where the PCB version is not yet available. the previous top file was enabling the burst mode via a dip switch sw2.3. In final release this functionality is ONLY enabled by reading the PCB version inputs to the FPGA
-
- 10 Mar, 2017 7 commits
-
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
- 08 Mar, 2017 4 commits
-
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
Renamed some of conv-common-gw ports to avoid references to signal types (ttl or blo) are yet to be changed. this is not a priority for release 4 of the gateware.
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
Doc: Updated hdl guide with additional note on inverter channel output LEDs. fixed a typo on conv-regs.
-
- 07 Mar, 2017 2 commits
-
-
Denia Bouhired-Ferrag authored
Small modification in p_inhibit_first_pulse process, now checks that all lines are low before end of 100us first pulse inhibit period.
-
Denia Bouhired-Ferrag authored
-
- 03 Mar, 2017 2 commits
-
-
Denia Bouhired-Ferrag authored
UCF file adds some attributes to the input channel i/o to bypass the fact it is not a clock despite being used as a clock in the flancter
-
Denia Bouhired-Ferrag authored
-
- 28 Feb, 2017 3 commits
-
-
Projects authored
-
Projects authored
-
Denia Bouhired-Ferrag authored
-
- 20 Feb, 2017 1 commit
-
-
Projects authored
-
- 17 Feb, 2017 8 commits
-
-
Projects authored
-
Projects authored
-
Maciej Sumiński authored
-
Maciej Sumiński authored
-
Maciej Sumiński authored
-
Projects authored
-
Projects authored
-
Denia Bouhired-Ferrag authored
-
- 16 Feb, 2017 1 commit
-
-
Projects authored
-
- 13 Feb, 2017 3 commits
-
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
Denia Bouhired-Ferrag authored
-
- 07 Feb, 2017 1 commit
-
-
Denia Bouhired-Ferrag authored
UCF file includes two extra pins for additional 2 bits identifying the pcb execution number. This is in addition to the 4 bits for the version number
-
- 01 Feb, 2017 1 commit
-
-
Denia Bouhired-Ferrag authored
-
- 27 Jan, 2017 1 commit
-
-
Grzegorz Daniluk authored
-
- 26 Jan, 2017 2 commits
-
-
Denia Bouhired-Ferrag authored
-
Evangelia Gousiou authored
-