Pre-version 2.0 commit
Changes:
HDL:
- added pulse time tagging core (pulse_timetag.vhd)
- added FIFO via the conv_regs.wb file
- to make the FIFO read work properly, I needed to change the
wb_i2c_bridge component (general-cores submodule)
- updated top-level to connect the FIFO to conv_regs component
- moved the pulse generator glitch filter to outside the pulse
generator
- changed the conv_pulse_gen block to be able to properly reject
pulses up to only 1/5 duty cycle, not more (I realized by simulation
that when the glitch filter was enabled, it needed one extra cycle,
thus the duty cycle of the pulse was not 1/5, but 1/5 + one clock cycle)
- updated synthesis files for the Release project to add the new files,
and the regtest and pulsetest due to the I2C bridge changes
Simulation files:
- conv_pulse_gen: changes for the aforementioned change test
- added pulse_timetag sim files
- added release top-level simulation, which at the moment does
not contain a lot of stuff (only pulse rep test), but can be used as a
starter to verify the design works appropriately
Doc:
- updated memory map with cute wbgen-ized memory map
- added time-tagging core information
- updated the Getting Around the Code section
- added and updated figures
Signed-off-by: Theodor Stana <t.stana@cern.ch>
Showing
doc/hdlguide/conv-regs.tex
0 → 100644
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
general-cores @ 98f901cc
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
sim/Release/Makefile
0 → 100644
This diff is collapsed.
sim/Release/Manifest.py
0 → 100644
sim/Release/run.do
0 → 100644
sim/Release/testbench.vhd
0 → 100644
This diff is collapsed.
sim/Release/wave.do
0 → 100644
This diff is collapsed.
This diff is collapsed.
sim/pulse_timetag/run.do
0 → 100644
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Please
register
or
sign in
to comment