Small additions to reset_gen component
- changed component description at the top as per Erik's comments
- changed generic default value to reflect 20 MHz input clock change at the
design level
Signed-off-by: Theodor Stana <t.stana@cern.ch>
Showing
Please
register
or
sign in
to comment