Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Gateware
Repository
4e0ed399156f8009eafa628341844ba3eb9581ac
Switch branch/tag
conv-ttl-blo-gw
syn
Release
conv_ttl_blo.xise
Find file
Blame
History
Permalink
Added constraints for 125 MHz clock net
· 4e0ed399
Theodor-Adrian Stana
authored
Nov 19, 2013
Signed-off-by:
Theodor Stana
<
t.stana@cern.ch
>
4e0ed399
conv_ttl_blo.xise
57 KB
Edit
Web IDE
Replace conv_ttl_blo.xise
×
Attach a file by drag & drop or
click to upload
Commit message
Replace conv_ttl_blo.xise
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
Theodor Stana <t.stana@cern.ch>