Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL Blocking - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
1
Issues
1
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL Blocking - Gateware
Repository
43db528f8006e3a4c5f1af692529cfdad55db66b
Switch branch/tag
conv-ttl-blo-gw
doc
hdlguide
fig
timetag-core.svg
Find file
Blame
History
Permalink
doc: Change max. pulse frequency, substitute FIFO with ring buffer
· 43db528f
Theodor-Adrian Stana
authored
Mar 26, 2014
Signed-off-by:
Theodor Stana
<
t.stana@cern.ch
>
43db528f
timetag-core.svg
39.3 KB
Edit
Web IDE
Replace timetag-core.svg
×
Attach a file by drag & drop or
click to upload
Commit message
Replace timetag-core.svg
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
Theodor Stana <t.stana@cern.ch>