




Voltagess are:


- *** FPGA
- VCCO_0 3V3
- VCCO_1 3V3
- VCCO_2 3V3
- VCCO_3 3V3
- VCCaux 3V3
- VCCint 1V2
- *** PROM
- VCCaux 3V3


Test points



PI filters for decoupling noise in the band of 50 MHz to 150 MHz in 3V3 and 5V rails.


BLM41PG181SN11 is a ferrite with low DCR (max 10mOhm) targeted for high current (power rails).









Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

To allow high SerDes ratios, leave all the trigger inputs and outputs in _P pins.
See Xilinx's document UG381, chapter 3 for further information.





CDCM61004 configuration:
LVDS outputs
PRESC DIV = 4
FB DIV = 20
OUT DIV = 4
All config inputs have internal pull-ups.
Input = 25 MHz
Output = 125 MHz



Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

A

A

B

B

C





C

D

D

E

E




▲ SFP+ module.
Please refer to "SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module SFP+" to full understanding of the capabilities.

▲ SFP+ reference says cage GND must be isolated from the transceiver ground.

▲ The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".


▲ The trace length from the resistor pins to the FPGA pins MGTTRREF and MGTVTTRCAL must be equal in length and geometry




Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions

Utility Bus Signal: see page 199
ANSI/VITA 1-1994
Output configurations in page 230
SYSRESET_N Open collector

A



B



A


C

As each block of BLO+ [X]_n, where X={L, C, R} will be triggered at the same time, cross talk should not be so critical. However, it would be better group the signals as it is shown and leave ground between sets of signals, triggered by different sources.


As input signals come from far away, the spectrum of this signal will have less high frequency components than the spectrum of the generated Standard Blocking in conv-ttl-blo. Signals with more spectral power in higher frequencies should be routed more carefully, so it is better to leave the easiest paths to them. In this case, outer pins should be available for output signals and inner pins to input ones.

As can be seen in ANSI/VITA 1-1994 page 247, the row b is used in VME64. Hence, none of its pins can be used. Rows z,a,c,d have available pins as documented in the VME64 and VME64x specifications.

D




D



D



E

Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer: Carlos Gil Soriano	
		Drawn by: Carlos Gil Soriano	
		Check by: B.Reardon	
		Last Mod.: -	
		File: VME64xConn_SchDoc	
		Print Date: 13/11/2012 08:50:35	
		Sheet: 8 of 14	
		A3	


Conv-TTL-Blo
VME64X


European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-02446-V2-0





Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B Recordon
		Last Mod.	-
		File	InputBlockingUnit SchDoc
		Print Date	13/11/2012 08:50:36
		Sheet	10 of 14
		Scale	A3 1
		EDA-02446-V2-0	
		European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	


Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B Recordon
		Last Mod.	-
		File	InputBlockingUnit SchDoc
		Print Date	13/11/2012 08:50:36
		Sheet	10 of 14
		Ver	A3
		Rev	1

European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-02446-V2-0
---	--	----------------


Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions



Project/Equipment		Standard Blocking Pulse Repeater	
<div>Document</div> <div>BE-CO</div> <div></div>	<div>Conv-TTL-Blo</div> <div>INPUT UNIT</div> <div>European Organization for Nuclear Research</div> <div>CH-1211 Genève 23 - Switzerland</div>		Designer: Carlos Gil Soriano
			Drawn by: Carlos Gil Soriano
			Check by: B Recordon
			Last Mod.: -
			File: InputBlockingUnit SchDoc
Print Date		13/11/2012 08:50:37	Sheet 10 of 14
EDA-02446-V2-0		A3	1




Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions




Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
<div>BE-CO</div> <div></div> <div>Conv-TTL-Blo INPUT UNIT</div> <div>European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland</div>		Drawn by	Carlos Gil Soriano
		Check by	B Recordon
		Last Mod.	-
		File	InputBlockingUnit SchDoc
Print Date		13/11/2012 08:50:38	Sheet 10 of 14
EDA-02446-V2-0		Ver	A3
		Rev	1


Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY
AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions





Project/Equipment		Standard Blocking Pulse Repeater	
<div>Document</div> <div>BE-CO</div> <div></div>	<div>Conv-TTL-Blo</div> <div>INPUT UNIT</div> <div>European Organization for Nuclear Research</div> <div>CH-1211 Genève 23 - Switzerland</div>		Designer: Carlos Gil Soriano
			Drawn by: Carlos Gil Soriano
			Check by: B Recordon
			Last Mod.: -
			File: InputBlockingUnit SchDoc
Print Date		13/11/2012 08:50:38	Sheet 10 of 14
EDA-02446-V2-0		A3	I




Copyright CERN 2012.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1.
You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/cernohl>).
This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.1 for applicable conditions














B







Project/Equipment		Standard Blocking Pulse Repeater			
Document	 <div style="text-align: center;"> <p>Conv-TTL-Block OUTPUT UNIT</p> </div>	Designer	Carlos Gil Soriano	03/10/2012	
BE-CO		Drawn by	Carlos Gil Soriano	13/11/2012	
		Check by	B. Recordon	13/11/2012	
		Last Mod. -		13/11/2012	
		File	BlockingUnit SchDoc		
		Print Date	13/11/2012	08:50:44	
	European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland	EDA-02446-V2-0		Sheet 12 of 14	









▲ Blocking shape:
- High level: 24V
- Low level: 0V
- Rise time: 82.90 ns
- Fall time: 122.00 ns
Second knee frequency: 4.25 MHz





B








Project/Equipment		Standard Blocking Pulse Repeater	
Document	 <div style="text-align: center;"> <p>Conv-TTL-Block OUTPUT UNIT</p> </div>	Designer	Carlos Gil Soriano
BE-CO		Drawn by	Carlos Gil Soriano
		Check by	B Recordon
		Last Mod. -	
		File	BlockingUnit SchDoc
	Print Date	13/11/2012	08:50:49
European Organization for Nuclear Research CH-1211 Gèrve 23 - Switzerland		Sheet 12 of 14 EDA-02446-V2-0 <div style="display: flex; justify-content: space-between;"> A3 Rev </div>	
























ESD discharge strips (top and bottom of the card)



Project/Equipment		Standard Blocking Pulse Repeater	
Document		Designer	Carlos Gil Soriano
		Drawn by	Carlos Gil Soriano
		Check by	B Recordon
		Last Mod.	-
		File	FrontPanel.edi SchDoc
		Print Date	13/11/2012 08:50:57
		Sheet	14 of 14
		Version	A3 1

**Conv-TTL-Blo
FRONT PANEL**

European Organization for Nuclear Research
CH-1211 Genève 23 - Switzerland

EDA-02446-V2-0