


# I<sup>2</sup>C Slave Core

---

August 6, 2013



Theodor-Adrian Stana (CERN/BE-CO-HT)

---

## Revision history

Date	Version	Change
26-06-2013	0.01	First draft

## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Instantiation</b>	<b>1</b>
<b>3</b>	<b>I<sup>2</sup>C Bus Protocol</b>	<b>3</b>
<b>4</b>	<b>Operation</b>	<b>5</b>
4.1	Read mode . . . . .	5
4.2	Write mode . . . . .	6
<b>5</b>	<b>Implementation</b>	<b>7</b>

## List of Figures

1	Connecting the I <sup>2</sup> C ports . . . . .	1
2	I <sup>2</sup> C bus topology . . . . .	3
3	Bit-level transfers on the I <sup>2</sup> C bus . . . . .	4
4	Bytes transferred on the I <sup>2</sup> C bus . . . . .	4
5	Block diagram of <i>i2c_slave</i> module . . . . .	7

## List of Tables

1	Ports of <i>i2c_slave</i> module . . . . .	2
2	Statuses at the <i>stat_o</i> pin . . . . .	5
3	The states of the <i>i2c_slave</i> FSM . . . . .	7

## List of Abbreviations

ASIC	Application-Specific Integrated Circuit
FPGA	Field-Programmable Gate Array
I <sup>2</sup> C	Inter-Integrated Circuit
SCL	Serial CLock
SDA	Serial DAta

## 1 Introduction

The *i2c\_slave* VHDL module implements a simple I<sup>2</sup>C slave core capable of responding to I<sup>2</sup>C transfers generated by a master. The module is conceived to be controlled by an external module. Basic shifting of bits into the module is handled during read transfers (from the slave's point of view), at the end of which the user is presented with the received byte. Similarly, in the case of a write transfer, the user inputs a byte to be sent, and the module handles shifting out of each of the bits. The status of the module can be obtained via dedicated ports.

The main features of the *i2c\_slave* module are:

- simple operation
  - passive until addressed by master
  - read transfers – presents the user with the received byte at specific port
  - write transfer – sends the byte at input port to the master
  - communication status can be checked via dedicated port
- 7-bit addressing
- standard (100 kHz) and fast (400 kHz) modes supported
- no clock stretching, all information provided by the module should be handled externally within the time span of an I<sup>2</sup>C bit transfer
- internal watchdog timer resets logic in case of bus error
- architecture-independent, can be used with various FPGA types or ASICs

## 2 Instantiation

This section offers information useful for instantiating the *i2c\_slave* core module. Table 1 presents a list of ports of the *i2c\_slave* module.

I<sup>2</sup>C-specific ports should be instantiated as outlined in Figure 1, via tri-state buffers enabled by the *scl\_en\_o* lines *sda\_en\_o*.




Figure 1: Connecting the I<sup>2</sup>C ports

To instantiate a tri-state buffer in VHDL:

## 2 Instantiation

---

```
SCL    <= scl_o when (scl_en_o = '1') else
        'Z';
scl_i <= SCL;

SDA    <= sda_o when (sda_en_o = '1') else
        'Z';
sda_i <= SDA;
```

and in Verilog:

```
assign SCL    = (scl_en_o) ? scl_o : 1'bz;
assign scl_i  = SCL;
assign SDA    = (sda_en_o) ? sda_o : 1'bz;
assign sda_i  = SDA;
```

The rest of the ports should be connected in a normal manner to an external controlling module. A component declaration of the *i2c\_slave* module is readily available in the *i2c\_slave\_pkg.vhd* package file. The package also defines constants for the statuses readable at the *stat\_o* pin. Refer to Section 4 for details regarding the various statuses.

Table 1: Ports of *i2c\_slave* module

Name	Size	Description
clk_i	1	Clock input
rst_n_i	1	Active-low reset input
scl_i	1	SCL line input
scl_o	1	SCL line output
scl_en_o	1	SCL line tri-state enable
sda_i	1	SDA line input
sda_o	1	SDA line output
sda_en_o	1	SDA line output tri-state enable
i2c_addr_i	7	I <sup>2</sup> C slave address of the module, compared against received address
ack_n_i	1	ACK to be sent to the master in case of master write transfers
op_o	1	State of the R/W bit at the end of the address byte
tx_byte_i	8	Byte of data to be sent over I <sup>2</sup> C
rx_byte_o	8	Byte received over I <sup>2</sup> C
done_p_o	1	One <i>clk_i</i> cycle-wide pulse, signaling the slave module has performed a valid transfer
stat_o	3	Current state of communication

### 3 I<sup>2</sup>C Bus Protocol

The I<sup>2</sup>C bus protocol is a two-wire protocol defined by Philips/NXP. The original specification [1] defines all aspects of the protocol, from hardware connections on the bus, to bit- and byte-level data transfers and electrical characteristics of the bus. A summary of the protocol is given here.




Figure 2: I<sup>2</sup>C bus topology

Devices on the I<sup>2</sup>C bus are connected together via two pins on the bus: the SCL (serial clock) and SDA (serial data) pins. I<sup>2</sup>C masters drive the SCL line to send or receive bits on the SDA line. Both the SCL and SDA lines on an I<sup>2</sup>C device are open-collector pins; as Figure 2 shows, one pull-up resistor on the bus connects the line to VCC and I<sup>2</sup>C devices connect the SCL and SDA lines to ground when they drive the lines. In this way, a device can set a logic low level on the bus by driving the pin and a logic high level by releasing the pin.

A typical I<sup>2</sup>C bit-level transfer (Figure 3) follows the following sequence:

- master sends a start condition, driving the SDA line low while the SCL line is high
- master issues a series of SCL pulses to a slave to read or write bits; the SDA line must be stable for the duration of SCL high pulse for the bit to be properly transferred
- master sends a stop condition by releasing the SDA line while SCL line is high, or a repeated start (similar to start) condition if it wants to continue data transfer

Data are transferred on the bus in bytes, one bit at a time starting with the most significant bit. After each sent byte, the other communicating party ACKs ('0') or NACKs ('1') the transfer on a 9<sup>th</sup> SCL cycle. Any number of bytes can be sent during a transfer, the master decides when data transfer should stop by sending the stop condition. The following steps comprise a complete I<sup>2</sup>C data transfer (Figure 4):

- master sends start condition

### 3 I<sup>2</sup>C Bus Protocol




Figure 3: Bit-level transfers on the I<sup>2</sup>C bus




Figure 4: Bytes transferred on the I<sup>2</sup>C bus

- master sends slave address (7 bits of address + one R/W bit)
- if a slave with this address exists, it ACKs ('0') the master
- based on the R/W bit ('0' for read from slave, '1' for write to slave), the master either reads or writes a byte bit by bit from/to the slave
- the receiver ACKs ('0') or NACKs ('1') the byte on the ninth SCL cycle
- any number of bytes may be sent, each followed by an ACK or NACK from the receiver
- **optional:** the master may (or may not) reverse data transfer by issuing a repeated start and sending the slave address with the R/W bit flipped
- **optional:** any number of bytes may be sent, each followed by an ACK or NACK from the receiver
- the master ends data transfer by sending the stop condition



## 4 Operation

The *i2c\_slave* waits for a start condition to be performed on the I<sup>2</sup>C bus by a master module. The address is shifted in and if it matches the slave address set via the *i2c\_addr\_i* input, the *done\_p\_o* output is set for one *clk\_i* cycle and the *stat\_o* output signals an address match. Based on the eighth bit of the first I2C transfer byte, the module then starts shifting in or out each byte in the transfer, setting the *done\_p\_o* output for one clock cycle after each received/sent byte. The *stat\_o* output can be checked to see if the byte has been sent/received correctly.

The *done\_p\_o* set high after every completed transfer can be polled periodically and when high, the *stat\_o* (possibly together with the *op\_o*) output can be checked to see the appropriate action to be taken. The various statuses possible at the *stat\_o* output are listed in Table 2.

Table 2: Statuses at the *stat\_o* pin

<i>stat_o</i>	Description
00	Slave idle, waiting for start condition
01	Address sent by the master matches that at <i>i2c_addr_i</i> ; <i>op_o</i> valid
10	Read done, waiting for ACK/NACK to send to master
11	Write done, waiting for next byte to send to master

The *ack\_n\_i* port is used for sending the ACK to the master. The polarity of the bit is that of the I<sup>2</sup>C ACK signal ('0' – ACK, '1' – NACK). A '0' should be set at the input also when the address is ACKed, otherwise the slave will not acknowledge its own address. This implies that the *ack\_n\_i* pin can be used to isolate the slave from the bus.

### 4.1 Read mode

When the eighth bit of the address byte is low (R/W = '0'), the slave goes into read mode. Each bit of the byte sent by the master is shifted in on the falling edge of SCL. After eight bits have been shifted in, *done\_p\_o* is set for one *clk\_i* cycle and the status signals a successful read ("10"). The received byte should be read from the *rx\_byte\_o* output and an ACK ('0') or NACK ('1') should be sent to the master via the *ack\_n\_i* pin. The *i2c\_slave* module does not implement clock stretching, so the *ack\_n\_i* pin should be set before the SCL line goes high.

The steps below should be followed when reading one or more bytes sent by the master:

1. Wait for *done\_p\_o* to go high, signaling the I<sup>2</sup>C address of the slave has been read.
2. Check that *stat\_o* is "01" (address good) and that *op\_o* is '0' (master write, slave read). Set a '0' at the *ack\_n\_i* input to send the ACK to the address; if *ack\_n\_i* is '1', the slave does not acknowledge its own address.
3. Wait for *done\_p\_o* to go high.
4. Check that *stat\_o* is "10" (read done), read the received byte from *rx\_byte\_o* and write a '0' at *ack\_n\_i* to send an ACK, or a '1' to send an NACK.
5. The transfer is repeated until the master sends a stop condition.

### 4.2 Write mode

When a master reads from the slave, the eighth bit of the address byte is high (R/W = '1'). In this case, the *i2c\_slave* module goes in write mode, where the byte at the *tx\_byte\_i* port is sent to the master. When the byte has been successfully sent, the *done\_p\_o* is high for one clock cycle and the *stat\_o* port has the value "11", signaling the slave has successfully sent a byte and is awaiting the loading of another byte.

The steps below should be followed when writing one or more bytes to a master:

1. Wait for *done\_p\_o* to go high, signaling the I<sup>2</sup>C address of the slave has been read.
2. Check that *stat\_o* is "01" (address good) and *op\_o* is '1' (master read, slave write). Set the byte to be sent to the master at the *tx\_byte\_i* input. Set a '0' at *ack\_n\_i* to send the ACK to the address; if *ack\_n\_i* is '1', the slave does not acknowledge its own address.
3. Wait for *done\_p\_o* to go high.
4. Check that *stat\_o* is "11" (write done) and set the next byte to be sent at the *tx\_byte\_i* port.
5. If the master acknowledges the transfer, the next byte is sent, otherwise, the master will send a stop condition, so the *i2c\_slave* module is reset.

## 5 Implementation

This section presents implementation details of the *i2c\_slave* module. A simplified block diagram of the module is presented in Figure 5.




Figure 5: Block diagram of *i2c\_slave* module

Deglitched versions of the SCL and SDA lines control operation of the central finite-state machine (FSM), which sets the outputs and controls the rest of the components in the module.

The FSM is sensitive to start and stop conditions and falling edges of the SCL line. It controls how outputs are set, when the reception and transmission shift registers (RXSR/TXSR) are loaded and when they shift, and acknowledging to the address and bytes sent by the master. Table 3 lists the states of the FSM and the operations performed in each state.

An internal watchdog counter is implemented inside the *i2c\_slave* module. This counter counts up to 1 second and is reset at the start of each state of the FSM. If the FSM stops in one of the states because of a bus error, the watchdog resets the FSM, thereby stopping the communication.

Table 3: The states of the *i2c\_slave* FSM

State	Description
<i>IDLE</i>	Idle state, FSM default state after reset and the state returned to after reception of a stop condition.
<i>STA</i>	State reached after a start condition is received. On the falling edge of SCL, the FSM transitions to <i>ADDR</i> state.
<i>ADDR</i>	Shift in 7 address bits and R/W bit and go to <i>ADDR_ACK</i> state. Each bit is shifted in on the falling edge of SCL. If the received address matches, <i>op_o</i> and <i>done_p_o</i> are set.

State	Description
<i>ADDR_ACK</i>	Check received address and send the ACK value at <i>ack_n_i</i> if the address corresponds to <i>i2c_addr_i</i> . If the R/W bit is high, go to <i>RD</i> state, otherwise go to <i>WR_LOAD_TXSR</i> state. If received address does not match, NACK and go to <i>IDLE</i> state.
<i>RD</i>	Shift in eight bits sent by master and go to <i>RD_ACK</i> state. Each bit is shifted in on the falling edge of SCL. When eight bits have been shifted in, set <i>done_p_o</i> .
<i>RD_ACK</i>	Read <i>ack_n_i</i> and forward it to <i>sda_o</i> (ACK/NACK from external controller). If <i>ack_n_i</i> is '0', then go back to <i>RD</i> state, else to <i>IDLE</i> state.
<i>WR_LOAD_TXSR</i>	Load TX shift register with data at <i>tx_byte_i</i> input and go to <i>WR</i> state.
<i>WR</i>	Shift out the eight bits of the TXSR starting with MSB and go to <i>WR_ACK</i> state. TXSR shifts left on falling edge of SCL. When eight bits have been shifted out, <i>done_p_o</i> is set.
<i>WR_ACK</i>	Read ACK bit sent by master. If '0', go back to <i>WR</i> state, otherwise go to <i>IDLE</i> state.

## References

- [1] "I2C Bus Specification, version 2.1," Jan. 2000. <http://www.nxp.com/documents/other/39340011.pdf>.