Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
CITY - CarrIer for RFoWR-based Timing sYstems
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
CITY - CarrIer for RFoWR-based Timing sYstems
Commits
3f4ba3c1
Commit
3f4ba3c1
authored
Sep 03, 2020
by
Antonin Broquet
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
circuit_board: add PCB Contour layer in all plots + add assembly PDF output job.
parent
967da10c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
314 additions
and
208 deletions
+314
-208
CITY-V2-0.OutJob
...ITY-V2-0/CITY-V2-0_project/Assembly data/CITY-V2-0.OutJob
+313
-208
CITY-V2-0.PrjPcbStructure
...ard/CITY-V2-0/CITY-V2-0_project/CITY-V2-0.PrjPcbStructure
+1
-0
No files found.
circuit_board/CITY-V2-0/CITY-V2-0_project/Assembly data/CITY-V2-0.OutJob
View file @
3f4ba3c1
This source diff could not be displayed because it is too large. You can
view the blob
instead.
circuit_board/CITY-V2-0/CITY-V2-0_project/CITY-V2-0.PrjPcbStructure
View file @
3f4ba3c1
...
...
@@ -19,6 +19,7 @@ Record=SheetSymbol|SourceDocument=CITY_top.SchDoc|Designator=U_CITY_power-suppli
Record=SheetSymbol|SourceDocument=CITY_top.SchDoc|Designator=U_CITY_SFP|SchDesignator=U_CITY_SFP|FileName=CITY_SFP.SchDoc|SymbolType=Normal|RawFileName=CITY_SFP.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_top.SchDoc|Designator=U_CITY_Soc_top|SchDesignator=U_CITY_Soc_top|FileName=CITY_Soc_top.SchDoc|SymbolType=Normal|RawFileName=CITY_Soc_top.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_top.SchDoc|Designator=U_CITY_user_clock|SchDesignator=U_CITY_user_clock|FileName=CITY_user_clock.SchDoc|SymbolType=Normal|RawFileName=CITY_user_clock.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_top.SchDoc|Designator=U_CITY_WR_clocking|SchDesignator=U_CITY_WR_clocking|FileName=CITY_WR_clocking.SchDoc|SymbolType=Normal|RawFileName=CITY_WR_clocking.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_DDS_top.SchDoc|Designator=U_CITY_DDS_ADC_filter|SchDesignator=U_CITY_DDS_ADC_filter|FileName=CITY_DDS_ADC_filter.SchDoc|SymbolType=Normal|RawFileName=CITY_DDS_ADC_filter.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_DDS_top.SchDoc|Designator=U_CITY_DDS_DAC|SchDesignator=U_CITY_DDS_DAC|FileName=CITY_DDS_DAC.SchDoc|SymbolType=Normal|RawFileName=CITY_DDS_DAC.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|SourceDocument=CITY_DDS_top.SchDoc|Designator=U_CITY_DDS_phase_detector|SchDesignator=U_CITY_DDS_phase_detector|FileName=CITY_DDS_phase_detector.SchDoc|SymbolType=Normal|RawFileName=CITY_DDS_phase_detector.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment