

Based on FASEC design
EDA-03288-V3


A

B

C


D


E



Copyright CERN 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:			
		B	2 of 36			
	Project:	CITY				
	Sheet:	DDS Top		2	03/2020	broquet
File:	CITY_DDS_top.SchDoc		Rev.	Date	Author	
					SVN:0da174d6e88831d717f58879f737	




Copyright CERN 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.








Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0




	Doc. Num.:	Ver.:	Sheet:		
		B	8.2 of 36		
	Project:	CITY		2	03/2020 broquet
	Sheet:	DI 2 channels		Rev.	Date
	File:	CITY_DI_1channel.SchDoc		Author	SVN:0da174d6e88831d717f58879f737




Copyright CERN 2011-2012.


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<https://www.ohwr.org/project/cernohl/wikis/home>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0




Place LED under LEMO connector.

	Doc. Num.:	Ver.:	Sheet:		
	Project:	B	8.3 of 36		
	Sheet:	2	03/2020	broquet	
	File:	CITY	DI 2 channels	Rev.	Date
				Author	
				SVN:0da174d6e88831d717f58879f737	




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Doc. Num.:	Ver.:	Sheet:	-	-	-
Project:	CITY	B	9.1of 36	-	-
Sheet:	2	03/2020	broquet	-	-
File:	DO 2 channels	Rev.	Date	Author	
	CITY_DO_2channels.SchDoc	SVN:0da174d6e88831d717f58879f737			





Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


Doc. Num.:	Ver.:	Sheet:	-	-	-
Project:	CITY	B	9.2f	36	
Sheet:	2	03/2020	broquet		
File:	DO 2 channels	Rev.	Date	Author	
	CITY_DO_2channels.SchDoc	SVN:0da174d6e88831d717f58879f737			




Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:	-	-	-
	Project:	CITY	B	9.3of 36	-	-
	Sheet:	2	03/2020	broquet	-	-
	File:	CITY_DO_2channels.SchDoc	Rev.	Date	Author	SVN:0da174d6e88831d717f58879f737






Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





	Doc. Num.:	Ver.:	Sheet:	-	-	-
	Project:	CITY	B	9.5of 36	-	-
	Sheet:	2	03/2020	broquet	-	-
	File:	CITY_DO_2channels.SchDoc	Rev.	Date	Author	SVN:0da174d6e88831d717f58879f737



Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	Project:	CITY	B	9.6 of 36	-	-
	Sheet:	2	03/2020	broquet	-	-
	File:	CITY_DO_2channels.SchDoc	Rev.	Date	Author	

SVN: 0da174d6e88831d717f58879f737








VADJ = 2.5V
GA = '00'

ANSI/VITA 57.1:
For all differential pairs:
Recommendation 5.3: When signals are routed differentially each pair should provide a differential impedance of $100\Omega \pm 10\%$


For FMCx_CLK0M2C and FMCx_CLK0C2M pairs:
Rule 5.22: Clock traces shall provide a differential impedance of $100\Omega \pm 10\%$
Rule 5.23: The differential length mismatch on each differential clock pair shall be a maximum 11ps.

For the FMCx_DP0 pairs:
Rule 5.43: The differential length mismatch on each differential data pair shall 1ps.

For the FMCx_GBTCLK0M2C pairs:
Rule 5.48: Clock traces shall provide a differential impedance of $100\Omega \pm 10\%$
Rule 5.49: The differential length mismatch on each differential clock pair shall 11ps.




VADJ = 1.8V
GA = '01'




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


64 Kbit EEPROM (I2C @ 100 kHz max)




Board identification




I2C address bus for DO channel IO registers





Card temperature surveillance



DACs for Inputs BIAS and Fine Delay Tune / User LED + GPIO



WR Pulse Per Second output stage



changelog

V2-0:
* several small component changes, not documented here
* power supply sequence improved
* bank 501 and all connected chips changed to 1.8V for full RGMII support
* PHY SPI wired to bank 35, in addition to existing MDIO
* UART changed to FT230X
* power controller UCD90120 GPIO rewired cause pull-downs; 2nd connector added for use of TI adapter

V3-0:
* few small component changes, not documented here
* external patch-panel interrupt line to SoC
* i2c level converter ADUM1250 turned around cause i2c compliance problems
* D-sub 15 wiring change to follow CERN cabling convention
* TMP101 thermal sensors added

CITY V1-0:
* See the CHANGES.TXT document provided in the project

I2C addresses
I2C addresses hex number are given in the 7bit format aligned to LSb (without R/W bit).
Example: I2C addr = 0x74 (1 1 1 0 1 0 0) --> Read access = 1 1 1 0 1 0 0 1 (0xE9)

WR Core I2C:
24AA64T -> 0x50

SoC I2C (I2C PMBus):
CITY_power-controller.SchDoc
UCD90120ARGC -> 0x5B

CITY_misc.SchDoc
TMP101(1) -> 0x48 (with ADD0 = 0)
TMP101(2) -> 0x49 (with ADD0 = Float)
DAC5578(1) -> 0x4C (with ADDR0 = GND, ADDR1 = float)
DAC5578(2) -> 0x4D (with ADDR0 = VCC, ADDR1 = float)
BOARD ID I/O -> 0x24 (with A0 = A1 = GND, A2 = VCC)
BOARD ID EEPROM -> 0x54 (with A0 = A1 = GND, A2 = VCC)


CITY_user_led.SchDoc
General IO control -> 0x25 (AD0 = VCC, AD1 = GND, AD2 = VCC)

DO_2channels.SchDoc (I/Os control: Finde delay, Output drivers enable)
0 -> 0x10 (AD0 = GND, AD1 = SCL, AD2 = GND)
1 -> 0x11 (AD0 = VCC, AD1 = SCL, AD2 = GND)
2 -> 0x12 (AD0 = GND, AD1 = SDA, AD2 = GND)
3 -> 0x13 (AD0 = VCC, AD1 = SDA, AD2 = GND)
4 -> 0x14 (AD0 = GND, AD1 = SCL, AD2 = VCC)
5 -> 0x15 (AD0 = VCC, AD1 = SCL, AD2 = VCC)



RF_Clocking.SchDoc
RF clock delay for outputs synchronization -> 0x16 (AD0 = GND, AD1 = SDA, AD2 = VCC)
Si571 -> 0x55 (default, fixed).

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


Doc. Num.:	Ver.:	Sheet:	
Project:	B	11 of 36	
Sheet:			2 03/2020 broquet
Misc			Rev. Date Author
File:			SVN:0da174d6e88831d717f58879f737
CITY_misc.SchDoc			





* layout guidelines and example at p. 48 of the datasheet
* all DVSS and AVSS pins need to be connected to the thermal path
* nRESET must have his components as close as possible to the pin
* PMBus/I2C address: configured for 91 (0x5B), short to ground in case JTAG needed [datasheet]



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	
		B	13 of 36	
	Project:	CITY		
	Sheet:	2	03/2020	broquet
	File:	CITY_power-controller.SchDoc		
	Power Controller	Rev.	Date	Author






2.5V all (3A max)


- *fsw = 2.5 MHz
- *layout example at datasheet p.22
- *100nF directly across the AVIN and AGND pins

RC delay ($\tau=21\text{ms}$) to provide the required 40ms after VCCO_0 assertion before deasserting PS_POR_B [DS191 p.18] to 2.31V ($V_{cc} \cdot 0.7$).




1.8V all (3A max)


- *fsw = 2.5 MHz
- *layout example at datasheet p.22
- *100nF directly across the AVIN and AGND pins




Main PCB supplies and SCR crowbar protection





5V for Digital Output stages




FMC power & fuses











Power supply decoupling



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.






Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





VCCO_12=2.5V

IC37A
XC7Z030-2FFG6761




VCCO_13=2.5V

IC37B
XC7Z030-2FFG6761




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	
		B	20 of 36	
	Project:	CITY		
	Sheet:	2	03/2020	broquet
	File:	Zynq SoC - Bank 12 & 13	Rev.	Date
	CITY_Soc_bank12-13.SchDoc		Author	
		SVN:0da174d6e88831d717f58879f737		



VCCO_33=1.8V

IC37C
XC7Z030-2FFG676I




VCCO_34=1.8V


IC37D
XC7Z030-2FFG676I



Unique 64-bit ID (Maxim 1-Wire)





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:			
		B	21 of 36			
	Project:	CITY				
	Sheet:	2	03/2020	broquet		
	File:	CITY_Soc_bank33-34.SchDoc				
	Rev.	Date	Author			
	SVN:0da174d6e88831d717f58879f737					

VCCO_35=1.8V

IC37E
XC7Z030-2FFG676I




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

VCCO_500=3.3V

VCCO_501=1.8V

rgmii_vref RGMII VREF

IC37G
XC7Z030-2FFG676I




Boot Mode MIO strapping pins:
MIO[2] : '0' (PD) : JTAG Cascade mode
MIO[3] : '0' (PD) : no NOR boot, not on board
MIO[4-5] : see below (user selectable)
MIO[6] : '0' (PD) : PLL enabled
MIO[7-8] : '01' : Bank 0/1 at 3.3V/1.8V

MIO[4] SW1A	MIO[5] SW2A	=> Boot Mode
0	0	=> JTAG cascade
0	1	=> QUAD-SPI
1	0	=> NAND (not on board)
1	1	=> SD Card

ALL QSPI 20k resistors should be placed near the middle of the QSPI0 traces while keeping their stubs as short as possible, in any case < 10 mm.


SoC POR (PB and PG VCCO_0)

- * boot strap pins are sampled
- * BootROM is executed




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

microSD card




SoC SRST (PB)


- * boot strap pins are not sampled
- * BootROM is executed
- * debug environment is not disturbed




QSPI at 3.3V




SPI bus level translator




I2C PMBus level translator







Ethernet Gigabit PHY Transceiver




Ethernet RJ45 connector




USB UART



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.





Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Doc. Num.:	Ver.:	Sheet:			
	B	27 of 36			
Project:					
CITY					
Sheet:			2	03/2020	broquet
User Clock			Rev.	Date	Author
File:					
CITY_user_clock.SchDoc			SVN:0da174d6e88831d717f58		

