



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Based on FASEC design
EDA-03288-V3

FTG1 FTG4
FTG2 FTG5
FTG3 FTG6

 The European Synchrotron	Doc. Num.:	Ver.:	Sheet:	
	Project:	A	1 of 36	
	Sheet:			
	Top Level			
	File:			
	Rev.	0	05/2019	broquet
	Date			
	Author			
	SVN:	b5eae302690cfe3324fa0a13a5d		



A

A

B

B

C


C

D

D

E

E




ERC note: ignore warning 'extra pin IC30-3,4 in Normal of part IC30'.

Copyright CERN 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:			
	A	3 of 36			
Project:					
CITY					
Sheet:			0	05/2019	broquet
File:			Rev.	Date	Author
DDS ADC					
File:			SVN: 15a922ce20953a942c98a3		
CITY DDS ADC filter SchDoc					




Copyright CERN 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	
		A	5 of 36	
	Project:	CITY		
	Sheet:	DDS Phase Detector		
	File:	CITY_DDS_phase_detector.SchDoc		
	Rev.:	0	Date:	05/2019
	Author:	broquet		
	SVN:	15a922ce20953a942c98a3decd		

Copyright CERN 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:		
		A	6 of 36		
	Project:	CITY		0	05/2019
	Sheet:	DDS Power Supply Regulators		Rev.	Date
	File:	CITY_DDS_power.SchDoc		Author	SVN: 15a922ce20953a942c98a3decd



Filter calculation with ADIsimCLK

352MHz target
Fvco: 352MHz
Fref (PFD): 44MHz
Si571 Slope tune: 33ppm/V => Kv = 11.628kHz/V
BW: 10kHz
Phase margin: 50deg
Charge pump current: 4.8mA
--
C1=306pF, R1=9.75k, C2=5.29nF, R2=26.5k, C3=106pF

500MHz target
Fvco: 500MHz
Fref: 31.25MHz
Si571 Slope tune: 33ppm/V => Kv = 16.5kHz/V
BW: 10kHz
Phase margin: 50deg
Charge pump current: 4.8mA
--
C1=217pF, R1=13.7k, C2=3.75nF, R2=37.3k, C3=75.6pF


Adjust these components for the targeted Frequency and PLL configuration. Use ADIsimCLK with Si571 parameters given below.

Si571 Custom part


Fcenter : 352.37MHz
Temperature stability: 20ppm
Slope tune : 33ppm/V
Minimum APR: +/- 12ppm => OK for ESRF accelerator master source variation (RF correction)
Output level : LVPECL
I2C address : 0x55


RF_SPLIT_signals
Net Class
PCB Rule

Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0



	Doc. Num.:	Ver.:	Sheet:	
	Project:	A	8.1 of 36	
	Sheet:			
	File:			
	CITY			
	DI 2 channels			
	CITY_DI_1channel.SchDoc			
		0	05/2019	broquet
		Rev.	Date	Author
		SVN: 15a922ce20953a942c98a3decd		

A

A

B

B

C


C

D


D


E

E





Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0







Based on FMC DIO 5ch TTL schematics, EDA-02408-V2-0












Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	A	9.3 of 36	-	-	-
	Project:	CITY		-	-	-
	Sheet:	DO 2 channels		0	05/2019	broquet
	File:	CITY_DO_2channels.SchDoc		Rev.	Date	Author

SVN: e0f317e4d32f3868143ba7161577







Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:	-	-	-
	-	A	9.5 of 36	-	-	-
	Project:	CITY		-	-	-
	Sheet:	DO 2 channels		0	05/2019	broquet
	File:	CITY_DO_2channels.SchDoc		Rev.	Date	Author


SVN: e0f317e4d32f3868143ba7161577




64 Kbit EEPROM (I2C @ 100 kHz max)




Board identification




I2C address bus for DO channel IO registers





Card temperature surveillance



DACs for Inputs BIAS and Fine Delay Tune / User LED + GPIO



WR Pulse Per Second output stage



PCB mounting holes, screws & heatsink

changelog

V2-0:
* several small component changes, not documented here
* power supply sequence improved
* bank 501 and all connected chips changed to 1.8V for full RGMII support
* PHY SPI wired to bank 35, in addition to existing MDIO
* UART changed to FT230X
* power controller UCD90120 GPIO rewired cause pull-downs; 2nd connector added for use of TI adapter

V3-0:
* few small component changes, not documented here
* external patch-panel interrupt line to SoC
* i2c level converter ADUM1250 turned around cause i2c compliance problems
* D-sub 15 wiring change to follow CERN cabling convention
* TMP101 thermal sensors added

CITY V1-0:
* See the CHANGES.TXT document provided in the project

I2C addresses
I2C addresses hex number are given in the 7bit format aligned to LSb (without R/W bit).
Example: I2C addr = 0x74 (1 1 0 1 0 0) --> Read access = 1 1 0 1 0 0 1 (0xE9)

WR Core I2C:
24AA64T -> 0x50



SoC I2C (I2C PMBus):
CITY_power-controller.SchDoc
UCD90120ARGC -> 0x5B

CITY_misc.SchDoc
TMP101(1) -> 0x48 (with ADD0 = 0)
TMP101(2) -> 0x49 (with ADD0 = Float)
DAC5578(1) -> 0x4C (with ADDR0 = GND, ADDR1 = float)
DAC5578(2) -> 0x4D (with ADDR0 = VCC, ADDR1 = float)
BOARD ID I/O -> 0x24 (with A0 = A1 = GND, A2 = VCC)
BOARD ID EEPROM -> 0x54 (with A0 = A1 = GND, A2 = VCC)





CITY_user_led.SchDoc
General IO control -> 0x25 (AD0 = VCC, AD1 = GND, AD2 = VCC)

DO_2channels.SchDoc (I/Os control: Finde delay, Output drivers enable)
0 -> 0x10 (AD0 = GND, AD1 = SCL, AD2 = GND)
1 -> 0x11 (AD0 = VCC, AD1 = SCL, AD2 = GND)
2 -> 0x12 (AD0 = GND, AD1 = SDA, AD2 = GND)
3 -> 0x13 (AD0 = VCC, AD1 = SDA, AD2 = GND)
4 -> 0x14 (AD0 = GND, AD1 = SCL, AD2 = VCC)
5 -> 0x15 (AD0 = VCC, AD1 = SCL, AD2 = VCC)


RF_Clocking.SchDoc
RF clock delay for outputs synchronization -> 0x16 (AD0 = GND, AD1 = SDA, AD2 = VCC)
Si571 -> 0x55 (default, fixed).




Schematic block reused for ESRF DAnCE framework and instrument compatibility.





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

 ESRF The European Synchrotron	Doc. Num.:	Ver.:	Sheet:	
		A	13 of 36	
	Project:			
	CITY		0	05/2019
	Sheet:			broquet
	Power Controller	Rev.	Date	Author
File:	CITY_power-controller.SchDoc			SVN: 15a922ce20953a942c98a30






1.0V VCCPINT & VCCINT (5A)

- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense+ to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 250 kHz




3.3V VCCO & FMCs (7A)


- *AGND should have a dedicated plane;
- *datasheet p. 25 has an example layout
- *PH pins must be connected to one another using a small copper island under the device;
- *100nF directly across the PVIN and PGND pins
- *Sense+ to be connected close to the load (VCCINT)
- *RSET must be between pin 26 and 23 directly
- *fsw = 750 kHz



DDR3 - 0V675 VTT and VREF (210mA linear)




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



3.3V VREG (1A)


- *fsw = 2.5 MHz
- *layout example at datasheet p.21
- *100nF directly across the AVIN and AGND pins
- * Not only used for the LDOs at this page!

Fabrication Testpoint Usage [Testpoint - One Required Multiple - Not Allowed]




1.8V VCCAUX (800mA)

- *fsw = 2.5 MHz
- *layout example at datasheet p.21
- *100nF directly across the AVIN and AGND pins




1.35V VCCDDR (1.1A)

- *fsw = 2.5 MHz
- *layout example at datasheet p.22
- *100nF directly across the AVIN and AGND pins




1.8V VCCPAUX (120mA linear)

*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; only 180 mW dissipation with a θ_{JA} of 120 °C/W.




1.2V all (130mA linear)

*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 273 mW dissipation with a θ_{JA} of 120 °C/W.




1.0V MGTAVCC (150mA linear)

- *layout example at datasheet p.20
- *the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 345 mW dissipation with a θ_{JA} of 120 °C/W.




1.8V VCCAUX_IO (130mA linear)


*layout example at datasheet p.20
*the IC pad must be attached to a minimum 10x10 mm amount of copper PCB area; 273 mW dissipation with a θ_{JA} of 120 °C/W.



▲ Select L -> B1 (regulators' sequence)
Select H -> B2, default (power controller sequence)



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




2.5V all (3A max)


*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins

RC delay (tau=21ms) to provide the required 40ms after VCCO_0 assertion before deasserting PS_POR_B [DS191 p.18] to 2.31V (Vcc*0.7).


Power ON LED




5V for Digital Output stages




Power supply decoupling



Capacitors should be put close to the input connector J17







FMC power & fuses




1.8V all (3A max)

*fsw = 2.5 MHz
*layout example at datasheet p.22
*100nF directly across the AVIN and AGND pins




Main PCB supplies and SCR crowbar protection



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:	
	A	16 of 36	
Project:	CITY		
Sheet:	Supplies 3		
File:	CITY_power-supplies-3.SchDoc		
SVN:	9cabbe19a644f28d4afdefaf1208		
Rev.	Date	Author	
0	05/2019	broquet	



Based on SPEC schematics, EDA-02189-V4-0 p. 2 & 16




Doc. Num.:	Ver.:	Sheet:	
	A	17 of 36	
Project:	CITY		
Sheet:	SFP	0	05/2019 broquet
File:	CITY_SFP.SchDoc	Rev.	Date
		Author	
		SVN:	15a922ce20953a942c98a3decd





U_CITY_Soc_bank502_DDR
CITY_Soc_bank502_DDR.SchDoc

Bank 502
DDR3L




U_CITY_Soc_power
CITY_Soc_power.SchDoc

SoC power



Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

	Doc. Num.:	Ver.:	Sheet:		
		A	18 of 36		
	Project:	CITY			
	Sheet:	Zynq SoC			
	Rev.	0	05/2019	broquet	
	Date				
	Author				
	File:	CITY_Soc_top.SchDoc			
	SVN:	15a922ce20953a942c98a3decd			

A

B

C

D

E

A




B

C



D

E

DONE is open-drain but has an internal 10k pull-up resistor. Kept at GND when the configuration sequence has not finished (i.e. FPGA not programmed).




The traces from MGTAVTTRCAL_112 and MGTTRREF_112 to the resistor should have the same length and geometry [UG476 p. 303].



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



VCCO_12=2.5V

IC37A
XC7Z030-2FFG6761



VCCO_13=2.5V




IC37B
XC7Z030-2FFG6761



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:	
	A	20 of 36	
Project:	CITY		
Sheet:	Zynq SoC - Bank 12 & 13		
File:	CITY_Soc_bank12-13.SchDoc		
Rev.	0	05/2019	broquet
Date			
Author			
SVN:	15a922ce20953a942c98a3decd		



Unique 64-bit ID (Maxim 1-Wire)





Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

 ESRF The European Synchrotron	Doc. Num.:	Ver.:	Sheet:			
		A	21 of 36			
	Project: CITY					
	Sheet:			0	05/2019	broquet
	Zynq SoC - Bank 33 & 34			Rev.	Date	Author
	File:			SVN: 15a922ce20953a942c98		
	CITY Soc bank33-34.SchDoc					

VCCO_35=1.8V

IC37E
XC7Z030-2FFG676I




Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Doc. Num.:	Ver.:	Sheet:		
	A	22 of 36		
Project:	CITY			
Sheet:	Zynq SoC - Bank 35			
File:	CITY_Soc_bank35.SchDoc			
Rev.	0	Date	05/2019	Author
SVN: 15a922ce20953a942c98a3decd				

rgmii_vref RGMII_VREF

IC37G
XC7Z030-2FFG676I



▲ ALL QSPI 20k resistors should be placed near the middle of the QSPI0 traces while keeping their stubs as short as possible, in any case < 10 mm.



Boot Mode MIO strapping pins:		
MIO[2]	: '0' (PD)	: JTAG Cascade mode
MIO[3]	: '0' (PD)	: no NOR boot, not on board
MIO[4-5]	: see below (user selectable)	
MIO[6]	: '0' (PD)	: PLL enabled
MIO[7-8]	: '01'	: Bank 0/1 at 3.3V/1.8V

MIO[4] SW1A	MIO[5] SW2A	=> Boot Mode
0	0	=> JTAG cascade
0	1	=> QUAD-SPI
1	0	=> NAND (not on board)
1	1	=> SD Card

Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

microSD card

Mounted: No

HSSD Net Class

SD D2

SD D3

SD_CMD

SD_CLK

SD D0

SD D1

PCB Rule

P3V3

C361

100nF

GND

J7

DAT2

DAT3

CMD

VDD

CLK

VSS

DAT0

DAT1

DETSW

DETLEV

11

13

GND

P1V8

C15

100nF

GND

GND

P3V3

C16

100nF

C17

1uF

GND

P1V8

R127

4k7

SD_CD_VL

GND

R174

0

GND

SD_WP_VL

R165

0

GND

IC16

I/OVL1

I/OVL2

I/OVL3

I/OVL4

I/OVL5

I/OVCC1

I/OVCC2

I/OVCC3

I/OVCC4

I/OVCC5

CLKVL

CLKVCC

VL

GND

EP

VCC

MAX13035EETE+

SD D0_VL

SD D1_VL

SD D2_VL

SD D3_VL

SD_CMD_VL

SD_CLK_VL

P1V8

C15

100nF

GND

GND

P3V3

C16

100nF

C17

1uF

GND

P1V8

R127

4k7

SD_CD_VL

GND

R174

0

GND

SD_WP_VL

R165

0

GND

* PCB and package delay skew for SD_D[0:3] and SD_CMD relative to SD_CLK must be between 50–200 ps [UG933].


* SI analysis for the SD_CLK line highly suggested

* Write Protect (WP) pulldown for linux driver compatibility

* SD_CMD pull-up not required but seen in MZ & ZC706

- * PCB and package delay skew for SD_D[0] and SD_CMD relative to SD_CLK must be between 50~200 ps [UG933].
- * SI analysis for the SD_CLK line highly suggested
- * Write Protect (WP) pulldown for linux driver compatibility
- * SD_CMD pull-up not required but seen in MZ & ZC706


- * boot strap pins are sampled
- * BootROM is executed



▲ Short trace between supervisory IC and Zynq SoC required.

- * boot strap pins are not sampled
- * BootROM is executed
- * debug environment is not disturbed

SRST reset deassertion delay time: 20 ms
2.6 ms RC for pushbutton
threshold voltage = 3.07V



QSPI at 3.3V

The diagram illustrates the QSPI configuration at 3.3V. It features two ICs, IC87 and IC32, both identified as S25FL128SAGMFI001. The IC87 pinout is as follows:

- 16: SCK
- 15: VIO/RFU
- 8: SI/IO0
- 9: SO/IO1
- 10: WP/IO2
- 7: HOLD/IO3
- 3: CS
- 2: RESET/RFU
- 13: RFU
- 10: VCC

The IC32 pinout is as follows:

- 16: SCK
- 15: VIO/RFU
- 8: SI/IO0
- 9: SO/IO1
- 10: WP/IO2
- 7: HOLD/IO3
- 3: CS
- 2: RESET/RFU
- 13: RFU
- 10: VCC

Both ICs are connected to a P3V3 supply via a 100nF capacitor (C370 for IC87, C351 for IC32). The schematic also shows MIO-4 and MIO-5 connections to SW2 and SW3 respectively, with resistors R148 and R159 (20k) and switches SW2 and SW3.

SPI bus level translator

I2C PMBus level translator


The diagram illustrates the circuit for an I2C PMBus level translator. The central component is the TCA9157DGKR chip, which is configured to translate signals between a 1.8V I2C bus and a 3.3V PMBus bus.

Pin Connections:


- Pin 1 (EN):** Connected to P1V8.
- Pin 2 (SDAA):** Connected to I2C_PMBus_d.
- Pin 3 (SCLA):** Connected to I2C_PMBus_clk.
- Pin 4 (VCCB):** Connected to P3V3.
- Pin 5 (VCCA):** Connected to P1V8.
- Pin 6 (SDAB):** Connected to I2C_PMBus_d_hv.
- Pin 7 (SCLB):** Connected to I2C_PMBus_clk_hv.
- Pin 8 (GND):** Connected to GND.

Resistor Network:


- P1V8 Pull-up:** A network of resistors (R230, R231, R232, R233, R234, R235, R236, R237, R238, R239, R240, R241, R242, R243, R244, R245, R246, R247, R248, R249, R250, R251, R252, R253, R254, R255, R256, R257, R258, R259, R260, R261, R262, R263, R264, R265, R266, R267, R268, R269, R270, R271, R272, R273, R274, R275, R276, R277, R278, R279, R280, R281, R282, R283, R284, R285, R286, R287, R288, R289, R290, R291, R292, R293, R294, R295, R296, R297, R298, R299, R300, R301, R302, R303, R304, R305, R306, R307, R308, R309, R310, R311, R312, R313, R314, R315, R316, R317, R318, R319, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R




Ethernet Gigabit PHY Transceiver





Ethernet RJ45 connector




USB UART



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Copyright CERN 2016.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Copyright ESRF 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



Doc. Num.:	Ver.:	Sheet:		
	A	27 of 36		
Project:	CITY		0	05/2019
Sheet:	User Clock		broquet	
File:	CITY_user_clock.SchDoc		Rev.	Date
			Author	
			SVN:	15a922ce20953a942c98a3decd

